Low-Temperature Sintering of Nanoscale Silver Paste for Large-Area Joints in Power Electronics Modules


Article Preview

Today, reflow soldering is a commonly used technique to establish large-area joints in power electronics modules. These joints are needed to attach large-area (>1 cm2) power semiconductor chips to the substrate, e.g., a direct-bond copper substrate, and the multichip module substrate to a copper base plate for heat spreading. Thermal performance, specifically thermal conductivity and thermomechanical reliability, of these large-area joints are critical to the electrical performance and lifetime of the power modules. Soft solder alloys, including the lead-tin eutectic and lead-free alternatives, have low thermal conductivities and are highly susceptible to fatigue failure. As demands mount for higher power density, higher junction temperature, and longer lifetime out of the power modules, reliance on solder-based joining is becoming a barrier for further advancement in power electronics systems. Recently, we successfully demonstrated lowtemperature sintering of nanoscale silver paste as a lead-free solution for achieving highperformance, high-reliability, and high-temperature interconnection of small devices (<0.09 cm2). In this paper, we report the results of our study to extend the low-temperature sintering technique to large-area joints. The study involved redesigning the organic and inorganic components of the nanoscale silver paste, analyzing the burnout kinetics of the various organic species sandwiched between large-area plates, and developing desirable temperature-time profile to improve sintering and bonding strength of the joints.



Key Engineering Materials (Volumes 353-358)

Edited by:

Yu Zhou, Shan-Tung Tu and Xishan Xie




T. G. Lei et al., "Low-Temperature Sintering of Nanoscale Silver Paste for Large-Area Joints in Power Electronics Modules", Key Engineering Materials, Vols. 353-358, pp. 2948-2953, 2007

Online since:

September 2007




[1] J. A. Ferreira, I. W. Hofsajer, and J.D. Van Wyk, Exploiting the Third Dimension in Power Electronics Packaging, Proceedings of IEEE Applied Power Electronics Conference, 1 (1997), pp.419-423.

DOI: 10.1109/apec.1997.581484

[2] D. Hopkins, et. al., A Framework for Developing Power Electronics Packaging, Proceedings of the 13th Annual Power Electronics Conference and Exposition, February 15-19, 1998, pp.9-15.

[3] X. Liu and G-Q. Lu, Power Chip Interconnection: From Wire bonding to Area Bonding, Proceedings of the 33rd International Symposium on Microelectronics -IMAPS 2000, Boston, MA, September 20-22, 2000, pp.264-269.

[4] P. Mannion, MOSFETs Break Out of the Shackles of Wirebonding, " Electronic Design, 47(6), (1999), p.36 A. Bindra, "BGA MOSFETs Keep Their Cool at High Power Levels, Electronic Design, 47(19) (1999), pp.43-46.

[5] J. B. Casady and R. W. Johnson, Status of silicon carbide (SiC) as a wide-bandgap semiconductor for high-temperature applications: A review, " Solid-State Electronics, 39(10) (1996).

DOI: 10.1016/0038-1101(96)00045-7

[6] J. C. Erskine, R. G. Carter, J. A. Hearn, H. L. Fields, and J. M. Himelick, High Temperature Automotive Electronics: Trends and Challenges, Trans. Second Int. High. Temp. Electron. Conf., Vol I, Charlotte, NC, June 1994, pp. I-9-I-17.

[7] H. Schwarzbauer, Novel Large Area Joining Technique for Improved Power Device Performance, IEEE Transactions on Industrial Applications 27(1) (1991), pp.93-95.

DOI: 10.1109/28.67536

[8] H. Schwarzhauer, Method of Securing Electronic Components to a Substrate, US Patent 4 810 672 : Siemens Aktiengesellschaft (Berlin and Munich, DE), (1989).

[9] Z. Zhang and G-Q. Lu, Pressure-Assisted Low-Temperature Sintering of Silver Paste as an Alternative Die-Attach Solution to Solder Reflow, IEEE Transactions on Electronics Packaging Manufacturing, 23(4) (2002) pp.279-283.

DOI: 10.1109/tepm.2002.807719

[10] Z. Zhang, J. N. Calata, J. G; Bai and G-Q. Lu, Nanoscale Silver Sintering for HighTemperature Packaging of Semiconductor Devices, Proc. 2004 TMS Annual Meeting & Exhibition, Charlotte, NC, March 14-18, 2004, pp.129-135.

[11] J. G. Bai, Z. Zhang, J. N. Calata, and G-Q. Lu, Low-Temperature Sintered Nanoscale Silver as a Novel Semiconductor Device-Metallized Substrate Interconnect Material, IEEE Transactions on Components and Packaging Technologies, 29(3) (2006).

DOI: 10.1109/tcapt.2005.853167

Fetching data from Crossref.
This may take some time to load.