Facility Planning for TFT-LCD Array Fab

Abstract:

Article Preview

Facility planning is crucial to the performance of array fabs in Thin Film Transistor - Liquid Crystal Display (TFT-LCD) industry. In order to avoid costly changes and modifications of fab layouts at the installation or production stages, the designers should carefully evaluate design alternatives and then select the best one during the design stage. A TFT-LCD manufacturing process consists of four basic processes: array, color filter, cell, and module. This research proposes an Array Fab Design Procedure (AFDP) to conduct quick calculations to develop and evaluate initial design alternatives for TFT-LCD array fabs. A series of practical formulae are presented to sequentially determine the related design parameters. The proposed AFDP provides a basis for rapid modeling and evaluation of array fab designs. AFDP is developed in Microsoft Visual Basic and data from real array fabs are used to demonstrate its effectiveness and efficiency. Results indicate that AFDP can quickly calculate the related fab design parameters. “Job shop with small bays” leads to the least average sheet moving distance. With AFDP as a tool, fab designers can evaluate design alternatives and conduct what-if analysis in the initial phase of fab design.

Info:

Periodical:

Key Engineering Materials (Volumes 419-420)

Edited by:

Daizhong Su, Qingbin Zhang and Shifan Zhu

Pages:

641-644

DOI:

10.4028/www.scientific.net/KEM.419-420.641

Citation:

J. C. Chen et al., "Facility Planning for TFT-LCD Array Fab", Key Engineering Materials, Vols. 419-420, pp. 641-644, 2010

Online since:

October 2009

Export:

Price:

$35.00

[1] Azadivar, F. and Wang, J., Facility layout optimization using simulation and genetic algorithms. International Journal of Production Research, Vol. 38 (2000), pp.4369-4383.

DOI: 10.1080/00207540050205154

[2] Bock, S. and Hoberg, K., Detailed layout planning for irregularly-shaped machines with transportation path design. European Journal of Operational Research, Vol. 177 (2007), pp.693-718.

DOI: 10.1016/j.ejor.2005.11.011

[3] Chen, J.C., Chien, C.C., Tseng, H.H., Wang, C.C. and Chang, T.C., A systematic approach for IC fab design, in Proceedings of the Sixth International Symposium on Semiconductor Manufacturing, San Francisco, CA (1997), pp.15-18.

[4] Chen, J.C., Dai, R.D. and Chen, C.W., A practical fab design procedure for wafer fabrication plants. International Journal of Production Research, Vol. 46 (2008), pp.2565-2588.

DOI: 10.1080/00207540601050384

[5] Muller, R.D., The multi-bay manufacturing facility layout problem. International Journal of Production Research, Vol. 35 (1997), pp.1229-1237.

[6] Yang, T. and Peters, B.A., A spine layout design method for semiconductor fabrication facilities containing automated material-handling systems. International Journal of Operations and Production Management, Vol. 17 (1997), pp.490-501.

DOI: 10.1108/01443579710167212

In order to see related information, you need to Login.