150 mm SiC Engineered Substrates for High-Voltage Power Devices

Submitted: 2021-10-21

Revised: 2022-02-14

Online: 2022-05-31

Accepted: 2022-03-10

Séverin Rouchier^{1,a*}, G. Gaudin^{1b}, J. Widiez^{2,c}, F. Allibert^{1,d}, E. Rolland^{2,e}, K. Vladimirova^{2,f}, G. Gélineau^{2,g}, N. Troutot^{2,h}, C. Navone^{2,i}, G. Berre^{3,j}, D. Bosch^{3,k}, Y.L. Leow^{3,l}, A. Duboust^{3,m}, A. Drouin^{1,n}, J-M. Bethoux^{1,o}, R. Boulet^{1,p}, A. Chapelle^{1,q}, E. Cela^{1,r}, G. Lavaitte^{1,s}, A. Bouville-Lallart^{1,t}, L. Viravaux^{1,u}, F. Servant^{2,v}, S. Bhargava^{3,w}, S. Thomas^{3,x}, I. Radu^{1,y}, C. Maleville^{1,z}. W. Schwarzenbach^{1,ab}

¹Soitec SA, Bernin (France), ²CEA-LETI, Grenoble (France), ³Applied Materials, Bernin (France)

aseverin.rouchier@soitec.com, bgweltaz.gaudin@soitec.com, cjulie.widiez@cea.fr, dfrederic.allibert@soitec.com, emmanuel.rolland@cea.fr, fkremena.vladimirova@cea.fr, gguillaume.gelineau@cea.fr, hnicolas.troutot@cea.fr, ichristelle.navone@cea.fr, iGuillaume_Berre@amat.com, kDaphnee_Bosch@amat.com, yenlin_LEOW@amat.com, mAlain_Duboust@amat.com, alexis.drouin@soitec.com, ojean-marc.bethoux@soitec.com, promain.boulet@soitec.com, audrey.chapelle@soitec.com, renrica.cela@soitec.com, sguillaume.lavaitte@soitec.com, tadeline.bouville-lallart@soitec.com, alexis.drouin@soitec.servant@cea.fr, wshivan_Bhargava@amat.com, alexis.drouin@soitec.com, zchristophe.maleville@soitec.com, xShawn_Thomas@amat.com, yionut.radu@soitec.com, zchristophe.maleville@soitec.com, abwalter.schwarzenbach@soitec.com

Keywords: Smart Cut[™], SmartSiC[™], Low resistivity, SiC layer transfer

Abstract. Silicon Carbide (SiC) Power Devices have emerged as a breakthrough technology for a wide range of applications in the frame of high power electronics. Despite the continuously improving quality and supply of 4H-SiC substrates, the availability of such wafers is still insufficient. An advantageous opportunity is offered by the Smart CutTM technology with the integration of a very high quality SiC layer transferred to a low resistivity handle wafer. This bi-layer material enables a significant yield optimization and improvement of the device's electrical performance. Moreover, an additional key feature of the Smart CutTM technology is the possibility to re-use multiple times the donor wafer, leading to reduced manufacturing costs and enabling the high volume production of SiC wafers. In this paper, we report the latest advances in the development of such so called SmartSiCTM substrates.

Introduction

Among its unique properties, including high electric field breakdown strength and high thermal conductivity, Silicon carbide (SiC) is a material of choice for power devices allowing a higher frequency operation but also to reduce the size and the power losses of the devices. Thus, SiC is a key material for devices developed for high growth applications such as automotive or renewable energy [1]. Semiconductor companies are currently facing an urgent need for capacity expansion to meet the growing market demands. Despite the recent progress in 4H-SiC material with a continuous improvement of the quality and the supply, the availability of near defect-free wafers, enabling very high yields, is still insufficient. In this context, we have developed an innovative bi-layer SiC substrate, and installed a dedicated Pilot Line to support the technology development and initial sampling. Thanks to the Smart CutTM technology [2], a very high quality 4H-SiC layer is transferred to a specific handle wafer with low resistivity leading to improvement of the device yield and electrical performance.

Smart CutTM Technology and Low Resistivity Material

For over 30 years, the Smart CutTM technology has been used to produce several millions of wafers, through high volume manufacturing processes, mostly silicon wafers. The process has been successfully adapted for SiC material by transferring a high quality crystalline SiC layer to a low resistive wafer support (Fig. 1) [2-5]. Thereby the engineered SmartSiCTM substrate is epi-ready and the epitaxy growth process to be performed is simpler than for conventional SiC wafers, as the conversion buffer layer is already done.




Figure 1: SmartSiCTM versus bulk 4H-SiC substrates for power devices [2-3]

The Smart Cut^{TM} technology, described in the following figure (Fig. 2), is based on several key steps like the hydrogen implantation of the donor wafer, allowing to control the thickness of the transferred layer (from 0.1 μ m to 1 μ m). A key element of the transfer process is the realization of a highly conductive bonding interface to ensure excellent vertical conductivity through the newly formed substrate. The finishing steps ensure excellent roughness and thermal stability, to prepare an EPI-ready surface. The donor wafer is re-used multiple times, opening the path for high volume wafer production.




Figure 2: Smart CutTM process description [2-3]

The geometrical and electrical properties of the finished product are closely driven by those of the handle wafer. Fig. 3 illustrates the low resistivity values obtained within the engineered substrate in comparison to commercially available bulk 4H-SiC (Fig. 3a) – the electrical resistivity of the innovated substrate is at least 4 times lower than standard bulk 4H-SiC. Moreover, in addition to the improved electrical conductivity, the shape of product, measured through wafer diameters, the thickness, the edge shape, the bow, the warp, the Site Front sQuare focal plane Range (SFQR) and the Total Thickness Variation (TTV) is equivalent to commercial bulk 4H-SiC wafers. (Fig. 3b)




Figure 3: 3.a/ Resistivity mapping by Eddy Current measurement on 4H-SiC compared to handle wafer low resistivity. 3.b/ BOW & SFQR values distribution on both the reference 4H-SiC bulk wafer and the low resistivity handle wafer

SmartSiCTM Performance and Validation

An excellent 4H-SiC layer integrity and quality is demonstrated. The picture on Fig 4 shows a 150 mm SmartSiCTM substrate, highlighting the defect-free surface quality, including the small edge crown width (< 5 mm).



Figure 4: Picture of a Smart SiCTM substrate

Intensive physical, chemical and electrical characterizations have been conducted on the SmartSiCTM to assess the performance of the engineered substrate. Thus, the roughness measurements carried out by AFM in $5x5~\mu m^2$ scan confirm the achievement of a smooth surface with Rq < 1Å (Fig. 5a), similar to a standard 4H-SiC substrate. The thickness uniformity of the transferred layer was also measured and a standard deviation lower than 4% was determined (Fig. 5b). The grazing incidence diffraction by X-Ray (GID) on {11-20} plane shows that the 4H-SiC layer on the final product is fully stress relaxed (Fig. 5c). Thus, the top 4H-SiC layer on the Smart CutTM substrate is guaranteed to be EPI-ready.




Figure 5: 5.a/ AFM on SmartSiCTM & 5.b/ SmartSiCTM Layer uniformity & 5.c/ GID on {11-20} plane 4H-SiC comparison with SmartSiCTM

From the well-known manufacturing experience, the Smart CutTM process does not impact the geometry of the incoming material. Thus, SmartSiCTM exhibits the same performance on wafer geometry parameters like flatness, bow, warp and TTV compared to the handle wafer low resistivity (Fig. 6a). The crystal quality of the final substrate is directly linked to that of the donor wafer. We have developed a specific characterization by KOH etching (specially adapted to analyze a thin film), and this one confirms the absence of crystal defect creation during the Smart CutTM process. SICA inspections on SmartSiCTM and 4H-SiC donors after KOH etching show exactly the same defect density trend (Fig. 6b).




Figure 6: 6.a/ SmartSiCTM geometry & 6.b/ SICA on 4H-SiC donor & SmartSiCTM after KOH etching (same scan position)

Last but not least, to monitor the electrical performance of the composite wafer, a test structure has been developed to determine the resistivity of the bonding interface (Ohmic behavior with an interface resistivity < 0.1 m Ω .cm²). I(V) curves show that SmartSiCTM has a lower resistivity than conventional 4H-SiC (Fig. 7). Thus, this SiC substrate improves the total vertical resistance by a factor of at least 2 (wafer thickness at 100 µm) to 3 (wafer thickness at 350 µm) versus 4H-SiC.




Figure 7: Electrical test structure and I(V) result

Conclusions

The Smart CutTM technology provides for the power devices manufacturers an innovative SmartSiCTM substrate with high crystal quality and low electrical resistivity. The recycling of the initial (donor) SiC wafer enables cost-effective manufacturing of very large volumes with reduced investments. A pilot line is currently ready for 150 mm substrates and 200 mm substrates preparation will be engaged beginning of 2022.

References

- [1] T. Kimoto *et al.*, "Material science and device physics in SiC technology for high-voltage power devices." Japanese Journal of Applied Physics 54.4 (2015): 040103.
- [2] W. Schwarzenbach *et al.*, "Smart CutTM SiC Substrates for Manufacturing of High Quality Power Devices", Electron Devices Technology and Manufacturing Conference (2021)
- [3] L. Di Cioccio *et al.*, "Silicon carbide on insulator formation using the Smart Cut process" Electronics Letters 32.12 (1996): 1144-1145.
- [4] F. Letertre *et al.* "SiC Power Devices on QUASIC and SiCOI Smart-Cut® Substrates: First Demonstrations." Materials Science Forum. Vol. 433. Trans Tech Publications Ltd, 2003.
- [5] https://www.soitec.com/en/products/auto-smartsic