doi:10.4028/p-2tyqfr

© 2022 The Author(s). Published by Trans Tech Publications Ltd, Switzerland.

SiC MOSFET C-V Characteristics with Positive Biased Drain

Ilaria Matacena^{1,a*}, Luca Maresca^{1,b}, Michele Riccio^{1,c}, Andrea Irace^{1,d}, Giovanni Breglio^{1,e}, Santolo Daliento^{1,f} and Alberto Castellazzi^{2,g}

¹Dept. of Electrical Engineering and Information Technologies, University Federico II, via Claudio, 21, 80125, Naples, Italy

²Kyoto University of Advanced Science, 18 Gotanda-cho, Yamanouchi, Ukyo-ku, 615-8577 Kyoto, Japan

^ailaria.matacena@unina.it, ^bluca.maresca@unina.it, ^cmichele.riccio@unina.it, ^dirace@unina.it, ^ebreglio@unina.it, ^fdaliento@unina.it, ^galberto.castellazzi@kuas.ac.jp.

Keywords: C-V curves, MOSFET Gate capacitance, interface characterization, TCAD model, SiC MOSFET.

Abstract. Even if SiC MOSFETs technology has undergone huge progress in last years, there are some issues still open, such as high traps density at the SiO₂/SiC interface. This work focuses on the measurement of the Gate capacitance when a DC bias is applied between Drain and Source to characterize the SiO₂/SiC interface. The experimental curves, performed on a commercial SiC power MOSFET, exhibit a peak when the Gate voltage approaches the threshold voltage. Such peak is analyzed through TCAD simulations and its origin is addressed. Numerical analysis shows that this peak is associated to the displacement current, with a strong dependence on the traps concentration at the SiO₂/SiC interface.

Introduction

The high performance of the Silicon Carbide (SiC) [1] led to a large improvement of this technology in the last decades. SiC power semiconductor devices such as diodes and MOSFETs are now available on the market with stable performances. Although all the progress made, there are still open issues affecting this technology, such as the high traps density at SiO₂/SiC interface [2] and the hysteresis phenomena arising in the current-voltage (I-V) curves. However, the high traps density is detrimental for device performance [3]-[4], affecting channel mobility [5], threshold voltage stability [6] and leakage current amplitude. In this work, through experimental characterizations and numerical simulations, for the first time the behavior of the Gate capacitance is monitored when a DC bias is applied between Drain and Source terminals. More in detail, experimental setup and results are presented in Section 1. In order to understand these results a numerical study has been performed and presented in Section 2. Conclusions are then drawn.

Section 1

Experimental Setup and Results. The experimental setup is presented in Fig. 1a. The aim of this work is the characterization of the Gate capacitance when a DC bias is applied between Drain and Source terminals. Therefore, a ramp ranging from -20 V to 12 V is applied on the Gate with a superimposed AC small signal, Fig 1b. In addition to that, a DC bias is applied between Drain and Source. The capacitance-voltage (C-V) curves refer to the commercial planar SiC MOSFET (MSC080SMA120B4), and they have been performed by means of an Agilent 4294A Impedance Analyzer. The small signal amplitude is set to 100 mV while the frequency chosen is 100 kHz. A DC voltage has been applied between Drain and Source during the capacitance measurements, V_{DC} has been set to 1 V, in the first case, and to 2 V in the other case, Fig 1c.




Fig. 1. a) Experimental setup used, b) V_{GS}, and c) V_{DS}.

The resulting experimental capacitance versus voltage curves are shown in Fig.2. In the accumulation and depletion region (blue and green highlighted in of Fig.2), the obtained capacitance behavior is close to capacitance behavior when no bias is applied between Drain and Source ($V_{DS} = 0 \text{ V}$). Initially the capacitance is mostly due to oxide capacitance, and then it decreases due to the increase of the depletion region with applied Gate voltage. The substantial difference occurs in the inversion region: a sharp peak occurs in Fig.2 when a bias is applied to Drain, while, in the case the Drain is not biased,




Fig. 2. Experimental C-V curves of a commercial SiC MOSFET, when a DC bias of 1 V (black) and 2 V (red) is applied between Drain and Source.

 $V_{DS} = 0$ V, capacitance curve doesn't exhibit such peak. The prominent peak occurs in both cases, $V_{DS} = 1$ V and $V_{DS} = 2$ V, at a voltage which is close to the threshold voltage. This seems to suggest that the occurrence of such peak is related to traps concentration at SiO₂/SiC interface, which mainly affects the threshold voltage in the I-V curve, as will be discussed in the next Section.

Section 2

Numerical framework and results. A numerical model has been built in Sentaurus TCAD [7] to gain a better understanding on the experimental results. The structure used in this work is a reference model to approximate the commercial device [8]-[11]. The C-V curve has been carried out in

simulation taking into account the effects of long-time-constants traps. To highlight the effect of such traps, a sawtooth signal is applied to the Gate of the TCAD model and for each time step an AC simulation is carried out. In Fig.3 the simulated C-V curve is reported when a DC bias of 1 V is applied between Drain and Source, together with the relevant simulation parameters. In the same figure, the displacement current in the structure is shown, more precisely in the region near the channel, for three voltage values highlighted in the numerical C-V curve. The displacement current distribution gives a strong insight, since it can be argued that the peak occurs where such current is higher and there is a current flow through the oxide. Therefore, the arising peak has its origin in the channel region. This statement is enforced by considering the derivative of the numerical Drain current with respect to the voltage V_{GS} and the numerical capacitance-voltage curve.




Fig. 3. Numerical C-V curve, with $V_{DS} = 1$ V. Insets represent displacement current in the channel region at highlighted voltage values. A fixed charge concentration, $C_{it} = 2 \cdot 10^{12}$ cm⁻², has been set at the SiO₂/SiC interface. The temperature set is T = 300 K, and the frequency is f = 100 kHz.




Fig. 4. a) Numerical C-V curve, with $V_{DS} = 1$ V, left y-axis, and derivative of the Drain current $\delta I_D/\delta V$, right y-axis. The two curves have a peak occurring at the same voltage. b) Numerical C-V curves, with $V_{DC} = 1$ V, and different traps concentration at the SiO₂/SiC interface. The peak width is wider as the traps concentration increases.

In Fig. 4a, it is clear as the peak of the current derivative is occurring at a voltage V_P which is exactly the voltage at which the capacitance peak is occurring. Thus, characterizing this peak can give reliable information on traps properties. To this end, numerical results show that the higher is the trap concentration, the wider is the region where the capacitance peak occurs. In Fig.4b, the numerical C-V curves obtained with different traps concentration at the SiO₂/SiC interface are shown. Increasing traps concentration in the channel region affects the threshold voltage. This also involves a shift of the capacitance peak. From Fig.4b, it can be seen that for the higher concentration considered there is a twofold effect: not only the capacitance peak significantly shifts toward higher voltage but also the region affected is considerably wider.

Conclusions

The behavior of SiC MOSFET Gate capacitance with a positive bias applied between Drain and Source has been considered in this work. Experimental C-V curves obtained with commercial SiC MOSFETs exhibited a prominent peak in the region of the threshold voltage. The occurrence of such peak has been studied by means of TCAD framework. The numerical analysis showed that the peak occurring in the Gate capacitance is related to traps concentration at the SiO₂/SiC interface. More in detail, the capacitance peak occurs at a voltage where the displacement current is higher. This has been confirmed by comparing the C-V curve with the derivative of the Drain current. Both curves presented a peak occurring at the same voltage. Moreover, by considering different traps concentration at the SiO₂/SiC interface, the numerical analysis allowed to assess that the peak width is wider as the traps concentration increases. This means that this measurement technique supported by numerical analysis can be used as a quick tool for the device characterization and traps concentration extraction.

References

- [1] B. J. Baliga, Fundamentals of power semiconductor devices, Springer Science & Business Media, (2010).
- [2] C. Raynaud, et al., Comparison of trapping—detrapping properties of mobile charge in alkali contaminated meta,l-oxide-silicon carbide structures, Applied physics letters 66, no. 18: 2340-2342, (1995).
- [3] S. Daliento, et al. "Experimental study on power consumption in lifetime engineered power diodes." IEEE transactions on electron devices 56.11 (2009): 2819-2824.
- [4] F. Di Napoli, et al. "On-line junction temperature monitoring of switching devices with dynamic compact thermal models extracted with model order reduction." Energies 10.2 (2017): 189.
- [5] V. V. Afanasev, et al., Intrinsic SiC/SiO₂ interface states, physica status solidi (a) 162, no. 1: 321-337, (1997).
- [6] D.Peters et al., Investigation of threshold voltage stability of SiC MOSFETs, ISPSD, (2018).
- [7] Dev, Synopsys. Simulation, TCAD Sentaurus Manual.
- [8] L. Maresca, et al., Influence of the SiC/SiO₂ SiC MOSFET interface traps distribution on CV measurements evaluated by TCAD simulations. IEEE Journal of Emerging and Selected Topics in Power Electronics, (2019).
- [9] G. Romano, et al., A comprehensive study of short-circuit ruggedness of silicon carbide power MOSFETs, IEEE Journal of Emerging and Selected Topics in Power Electronics 4, no. 3 (2016): 978-987.
- [10] Maresca, L., et al., TCAD model calibration for the SiC/SiO₂ interface trap in the same of a planar SiC MOSFET. In 2020 IEEE Workshop on Wide Bandgap Power Devices and Applications in Asia (WiPDA Asia) (pp. 1-5). IEEE. (2020, September).
- [11] Matacena, I., et al., Evaluation of Interface Traps Type, Energy Level and Density of SiC MOSFETs by Means of CV Curves TCAD Simulations. In Materials Science Forum (Vol. 1004, pp. 608-613). Trans Tech Publications Ltd. (2020).