

Gate Dielectric Current Transport Mechanisms in n-SiC Metal Oxide Semiconductor Capacitor

U. Chand^a, L.K. Bera^{b*}, N. Singh^c, K.M. Han^d, V.Q.G. Roth^e, C.H.M. Chua^f,
S. Chung^g

Institute of Microelectronics, Agency for Science, Technology, and Research (A*STAR), Singapore 138634,

^achand_umesh@ime.a-star.edu.sg, ^bberalk@ime.a-star.edu.sg, ^cnavab@ime.a-star.edu.sg,
^dmhan@ieee.org, ^eroth_voo@ime.a-star.edu.sg, ^fchuahm@ime.a-star.edu.sg,
^gsurasit_chung@ime.a-star.edu.sg,

Keywords: 4H-SiC MOS Capacitor, Gate leakage current, Fowler-Nordheim Tunneling, Poole-Frenkel Conduction.

Abstract. In this work, the voltage and temperature behavior of gate leakage current transport in SiC/SiO₂ metal oxide semiconductor (MOS) capacitor was investigated. The wide range of gate voltage from -50 to 50V and temperature from 300 to 400 K, respectively uses to study the gate current conduction mechanism. Two dominant gate leakage current transport modes in SiO₂ during strong accumulation with the application of positive bias were caused by Fowler–Nordheim (FN) tunneling and Poole-Frenkel (PF) emission leakage conduction. For positively biased case, FN tunneling in the range of 30-40 V dominates the gate leakage current and Poole–Frenkel conduction attributed beyond 40 V.

Introduction

Owing to its wide bandgap physical properties, silicon carbide (SiC) is a promising semiconductor candidate for high voltage power device applications with an increased voltage and switching frequency operations compared to silicon [1, 2]. However, SiC based metal oxide semiconductor power devices with thermally grown oxide suffer from low quality SiC/SiO₂ interface, which results in low channel mobility and gate oxide reliabilities. Furthermore, this issue is more pronounced in trench MOSFETs as the oxidation growth rate depends on crystalline direction in SiC. Past works have indicated that the complex electrically active bulk and interface trap states in SiO₂ sub-oxide and at SiC/SiO₂ interface, respectively, play significant roles in carrier transport through the gate oxide resulting in the degradation of the oxide lifetime and threshold voltage instability [3,4].

Higher interface traps also affect other issues like long-term degradation of the gate dielectric and the eventual reliability of the ultra-high power (UHP) SiC transistor. Several process tuning have been used to lower the interface traps at the SiC/SiO₂ interface [5,6]. Hence, the study of the gate leakage current transport in SiC/SiO₂ MOS capacitor is of highly practical interests and relevance to understand the reliability and degradation of the gate oxide.

In this work, we explore the conduction mechanism of the gate leakage current in SiC/SiO₂ capacitor using current-voltage (I–V) measurements over a wide temperature range from 300 to 400 K. We also discuss the dominant conduction candidates for the conduction mechanism.

Results and Discussion

The SiC/SiO₂ MOS capacitors were fabricated on a 4° off-cut (0001) Si-face of 4H-SiC with 10µm thick & N-doped (10¹⁶ cm⁻³) homo-epilayer deposited on highly doped n-type substrate. Pre-gate surface cleaning was performed via RCA method followed by diluted hydrofluoric acid (DHF)



Fig. 1 (a) Illustration and key process flow of SiC/SiO₂ MOS capacitors fabrication (b) Cross-sectional TEM image of the SiC/SiO₂ MOS capacitor.

dip. SiO₂ layer with a thickness of 50 nm was grown via thermal oxidation at 1350°C in O₂ for 18 minutes, followed by post-oxidation anneal at 1300°C in N₂ and NO gas for 30 min. The key process flow is described in Fig.1. After oxidation, the grown oxide was characterized by transmission electron microscopy (TEM) measurements. A 200 nm thick aluminum metal was evaporated on the front side using a shadow mask to create top electrode of the MOS capacitor while blanket metal was deposited on the back surface of substrate to form back contact.

Fig. 1 (b) shows the cross-sectional TEM image of the SiC/SiO₂ MOS capacitor which clearly shows 49 nm thick SiO₂ gate dielectric layer. EDX color mapping profiles in Fig.2(b-d) confirmed the distribution of C, Si & O elements in the SiC/SiO₂ MOS structure layers. Sensitive gate leakage current (I_G) is measured and plotted as a function of V_G as shown in Figs. 2(e) & 2(f) for the forward (accumulation + V_G) and reverse (inversion - V_G) bias. The substrate terminal is always grounded during forward and reverse measurements. The I_G - V_G measurements in Fig. 2(e) suggested a possible FN tunnelling signature starting after 25V in forward bias mode. To check conduction mechanism, the I - V curve with different temperature is typically plotted as $\log(I/V^2)$ versus $1/V$ and $\log(I/V)$ versus $(V)^{1/2}$, as shown in Fig. 3 (c) and (d).

To understand the conduction mechanism in this SiC/SiO₂ MOS capacitor, we performed a temperature dependent characterization of I_G from 300K to 400K as shown in Fig. 3(a)-3(b). Two distinct modes were identified in Fig. 3(a) – Region-I: temperature dependent I_G variation is fairly weak at gate voltage range ($30V < V_G < 40V$) and Region-II: I_G variation with temperature is very strong at gate voltage range ($V_G \geq \sim 42V$). These I_G - V_G data in regions I & II were further analyzed




Fig. 2. (a) HRTEM image of SiC/SiO₂ interface (b-d) STEM-EDX elemental mapping confirming the elemental C, Si & O composition (e)-(f) forward and reverse sweep of I_G - V_G for the SiC/SiO₂ MOS capacitors.




Fig. 3 (a) Forward sweep of I_G - V_G for the SiC/SiO₂ MOS capacitor measured at different temperatures exhibiting two distinct regions I & II, (b) I_G @50V for SiC/SiO₂ MOS capacitor measured at different temperature.

by replotting them into $\log(I_G/V_G^2)$ versus $1/V_G$ and $\log(I_G/V_G)$ versus $V_G^{1/2}$, respectively, as shown in Fig. 4 (a) & 4(b). In Fig. 4(a), the region-I replotted results ($30\text{V} < V_G < 40\text{V}$) clearly showed four straight overlapping lines with a common negative slope at different temperature over $30\text{V} < V_G < 40\text{V}$. The results indicated the dominant gate oxide conduction mechanism is due to the FN tunneling of surface electrons from the SiC layer quantum mechanically injected into SiO₂ through the triangular energy barrier at the SiC/SiO₂ interface [7]. In Fig. 4(a), the region-II replotted results ($V_G \geq +42\text{V}$) showed parallel upward shift of the four fitting curves corresponding to temperature increases from 300K to 400K which confirmed the thermally sensitive Poole-Frenkel “traps-hopping” events dominates the transport of thermal electrons in SiO₂ [8,9].

When the applied positive gate bias increases from 25V to 40V, the electrons from n-type epi SiC (doing concentration $1 \times 10^{16}/\text{cm}^3$) accumulate more at SiO₂/SiC interface as a result the corresponding energy band shows more bending in Fig. 5(b). This concept is similar to the conduction mechanism of a MIM tunnel diode, in which the electrons from the metal can tunnel into the insulator film whereas hole injection probability is negligible [6]. Therefore, the conductive mechanism is dominated by FN tunneling in step (I) in Fig. 3(a). When the voltage is increased 40 to 50V as shown Fig. 5(c), the trapped electrons can enter the oxide’s quasi-conduction band by the Poole- Frenkel




Fig. 4 (a) FN tunneling curve fitting for region-I; and (b) PF conduction curve fitting for region-II.

mechanism and flow from the oxide across the SiC/SiO₂ interface into the SiC conduction band edge. The Poole-Frenkel effect can be observed at the high electric field.




Fig. 5 Energy band diagram of SiC/SiO₂ MOS capacitor device at (a) flatband; (b) region-I Fowler-Nordheim tunneling under a positive gate voltage (20-40V); and (c) region-II Poole-Frenkel 'trap-hopping' conduction under higher positive gate voltage (>40).

Summary

In this work, we experimentally confirmed two dominant gate current transport mechanisms in 50nm thick SiO₂ using a combination of SiC/SiO₂ MOS capacitors and temperature dependent I_G-V_G analysis. The electrical characteristics over a wide temperature range from 300 to 400 K indicate that the gate leakage current flows as the sum of the FN and PF leakage currents. The outcome of this work is relevant for a better understanding of the gate oxide degradation mechanisms and the associated reliability qualification (TDDDB, Q_{BD}) of SiC based ultra-high-voltage power transistor.

Acknowledgement

This work was supported by the Science and Engineering Research Council of A*STAR (Agency for Science, Technology and Research) Singapore, under Grant No. A20H9a0242.

References

- [1] N. S. Saks, S. S. Mani, and A. K. Agarwal, *Applied Physics Letter*, 76, 2250 (2000).
- [2] L. K. Bera, N. Singh, Z. Chen, C. Chua, K.J. Chui, R. Singh, S. Chung, K. M. Han, K. Chong, and D. L. Kwong, *ECSCRM*, (2021).
- [3] P. Fiorenza, A. Frazzetto, A. Guarnera, M. Saggio, and F. Roccaforte, *Applied Physics Letter*, 105, 142108 (2014).
- [4] M. Sometani, D. Okamoto, S. Harada, H. Ishimori, S. Takasu, T. Hatakeyama, M. Takei, Y. Yonezawa, K. Fukuda, and H. Okumura, *Journal of Applied Physics*, 117, 024505 (2015).
- [5] C. Wanb, H. Xub, J. Xiaa, and J.-P. Ao, *Journal of Crystal Growth* 530, 125250, (2020)
- [6] M. Noborio, J. Suda, and T. Kimoto, *Applied Physics Letter*, 93, 193510 (2008).
- [7] U. Chand, K.-C. Huang, C.-Y. Huang, and T.-Y. Tseng, *IEEE Trans Electron Dev.* 62, 3665 (2015).
- [8] Q. F. Pan and Q. Liu, *Advances in Materials Science and Engineering*, 10, 1690378 (2019).
- [9] S. M. Sze and K. K. Ng, *Physics Of Semiconductor Devices*, 3rd ed. Hoboken, NJ, USA: Wiley, pp. 450–484 (2004).