

# Pulsed Forward Bias Body Diode Stress of 1200 V SiC MOSFETs with Individual Mapping of Basal Plane Dislocations

Sara Kochoska<sup>1,a\*</sup>, Martin Domeij<sup>2,b</sup>, Thanh-Toan Pham<sup>2,c</sup>,  
 Sotirios Maslougkas<sup>2,d</sup>, Swapna Sunkari<sup>3,e</sup>, Joshua Justice<sup>3,f</sup>  
 and Hrishikesh Das<sup>3,g</sup>

<sup>1</sup>onsemi, Einsteinring 28, 85609 Aschheim, Germany

<sup>2</sup>onsemi, Isafjordsgatan 32C, 16440 Kista, Sweden

<sup>3</sup>onsemi, 82 Running Hill Rd, South Portland, 04106 Maine, USA

<sup>a</sup>sara.kochoska@onsemi.com, <sup>b</sup>martin.domeij@onsemi.com, <sup>c</sup>thanh-toan.pham@onsemi.com,  
<sup>d</sup>sotirios.maslougkas@onsemi.com, <sup>e</sup>swapna.sunkari@onsemi.com, <sup>f</sup>joshua.justice@onsemi.com,  
<sup>g</sup>hrishikesh.das@onsemi.com

**Keywords:** Basal Plane Dislocations, bipolar degradation, body diode stress, 4H-SiC, SiC MOSFETs

**Abstract.** Bipolar degradation is a known problem in the development of SiC MOSFETs when the body diodes(p+ body/ n- drift layer) are forward biased. Mostly higher voltage classes like the 1.7 kV or 3.3 kV SiC MOSFETs have been studied in literature resulting with significant Rdson increase [1-2]. In this work, body diode stress was conducted for planar 1.2kV SiC MOSFETs, which were mapped with Infra-Red photoluminescence (IR-PL) to determine and localize the exact number of BPDs present in the drift layers of each die [3, 4] and grouped by this criterion. Devices were stressed at extremely high current densities (1200 – 1700 A/cm<sup>2</sup>) under pulsed conditions. The post-stress analysis shows non-negligible increase of Rdson. Bipolar degradation occurring from stressing the body diodes at high forward current densities was confirmed by electroluminescence analysis.

## Introduction

Bipolar degradation is a severe reliability issue and extensively researched in SiC technology development. The carrier recombination mainly occurs in lightly doped regions, where a high-density electron-hole plasma is created by forward biasing of the body diode [5]. The bipolar operation of SiC MOSFETs cause BPDs to nucleate SF expansion [6]. These BPDs could originate from the substrate region and during the epitaxial growth propagate to the epilayer. In [7] has been concluded that SF expansion is highly dependent on the forward current density.

In this work, body diode stress was conducted for 1.2 kV SiC MOSFETs, which were fabricated using a SiC epitaxial process that converts most but not all basal plane dislocations (BPDs) from the substrate to threading edge dislocations. The wafers were mapped with Infra-Red photoluminescence (IR-PL) to determine and localize the exact number of BPDs present in the epitaxial drift layers of each die [3, 4]. The SiC MOSFETs were then packaged in two groups, one with individual BPD counts in the epi ranging from 22 to 50 per device and second group without BPDs. Fig. 1 from [4] shows Rdson drift for 1.7kV SiC MOSFETs, grouped in various groups by the number of BPDs present in the device




Fig. 1. Rdson drift in 1.7kV SiC MOSFETs grouped by the number of BPDs in the epi layer [4].

and stressed at extremely high forward current densities. In this work, 1.2kV SiC MOSFETs were categorized by number of BPDs present in epi layer, stressed at extremely high current densities (1200 – 1700 A/cm<sup>2</sup>) and the degraded samples were analyzed by electroluminescence.

### Experimental Analysis

The following analysis consist of three main aspects: electrical characterization, continuous pulse stress test of the body diode of SiC MOSFETs and electroluminescence. The electrical characterization has been performed by using Keysight's B1505A power analyzer with focus on following parameters:  $I_{gss}$ ,  $V_{th}$ ,  $R_{DSon}$ ,  $I_{DSS}$ ,  $BV$  and  $V_f$ . The continuous pulsed forward stress test is conducted on a special surge current tester with high currents capabilities rated for up to 2kA. Fig. 2 shows the procedure of testing the devices subject to bipolar degradation on the left side and the measured transient forward current  $I_f$  and forward voltage  $V_f$  waveforms from the continuous pulsed stress tests on the right side.

The surge current tester provides a controllable almost square shaped current pulse with length of 50




Fig. 2. a) Testing procedure for bipolar degradation [4] b) Measured transient voltage  $V_f$  and current waveforms at controlled  $I_d$  pulse of 350A and 400A, while maintain DUT at  $V_{gs} = -5V$ .




Fig. 3. Electrical characterization before and after stress test on one sample from the BPD=0 group and stress pulse current 400A: a. the  $I_f$ - $V_f$  curves of the body diode of SiC MOSFETs, b.  $I_D$ - $V_{ds}$  curve, c.  $BV_{ds}$  ( $I_{DSS}$ ) curve and d.  $V_{th}$  curve.

$\mu s$  at a frequency of 100 Hz. The measurements are performed at ambient temperature. The pulse width of 50  $\mu s$  is sufficiently short to keep the junction temperature of the device within the temperature specification limits, where a small decrease of  $V_f$  observed for the full pulse. The observed overshoot in forward voltage  $V_f$  originates from the system parasitic inductance. Pulsed

body diode measurements are conducted with high currents of 300-400 A (around 1200-1700 A/cm<sup>2</sup>) with electrical characterization before and after to check for drift of key electrical parameters. Fig 3 shows the  $I_f$ - $V_f$  curves of the body diode of SiC MOSFETs and  $I_d$ - $V_{ds}$  curve, before and after forward body diode stress where increased values of the  $R_{ds(on)}$  and  $V_f$  are observed.  $BV_{ds}$ ,  $ID_{ss}$  and  $V_{th}$  curves were, on the other hand, not affected by the body diode stress as can be seen in Fig. 3. As mentioned before, SiC MOSFETs were grouped by the number of BPDs, and set for forward body diode stress tests at various high current densities as described in Table 1.

Table1. Grouping of the SiC MOSFETs by the number of BPDs criteria, testing currents and current densities, pulse parameters, frequency and number of stress cycles.

Criteria	Current [A]	Current densities [A/cm <sup>2</sup> ]	Pulse width [μs] and Frequency [kHz]	Number of stress pulses
BPD = 0	400A	1700	50, 100	1 000 000
BPD = 0	350A	1500		
20<BPD>50	350A	1500		
20<BPD>50	300A	1250		

There are two groups of devices, one with BPD=0 and second with BPD count between 20 to 50. Fig. 4 shows drift in  $R_{ds(on)}$  and  $V_f$  vs. BPD count after accelerated body diode stress with total of 1 million 350 A ( $J \approx 1500$  A/cm<sup>2</sup>), 50 μs pulses at 100 Hz. As observed, the tested 1.2 kV SiC MOSFETs show a significant acceleration of  $R_{ds(on)}$  drift with the number of BPDs, and as expected it is less affected at these stress current levels compared to the 1.7 kV. Fig. 5 displays the results of 1.2 kV vs 1.7kV SiC MOSFETs stressed at the same conditions, the same amount of stress pulses and 350A pulsed




Fig. 4. Drift in  $R_{ds(on)}$  and  $V_f$  vs. BPD count after body diode stress of 1200 V 20 mΩ SiC MOSFETs with 1 million 50 μs pulses with 350 A (as shown in Fig. 1b)

body diode current. The drift observed in forward voltage is not so significant as it is below 5% compared to the initial value in both groups. At stress forward current of 350A, the BPD=0 group shows stable low shift in  $R_{ds(on)} < 3\%$  but samples with more BPDs show  $R_{ds(on)}$  shift  $\sim 20\%$ . Fig. 6 displays comparison of two samples with BPD=0, which got tested at stress current of 400 A. The device A shows extreme  $R_{ds(on)}$  drift of  $\sim 120\%$  when stressed at these high currents, whereas in 1.7 kV analysis the maximal  $R_{ds(on)}$  drift observed was 200%. The higher  $R_{ds(on)}$  drifts noticed in 1.7 kV compared to 1.2 kV are reasonable results due to the thicker epi-layer, where bar-shaped stacking faults will propagate to cover a larger area. Even in lower voltage classes like 1.2 kV SiC MOSFETs, there can be higher drifts observed under extreme current stress conditions. The degradation, observed from the results presented in this paper, is not occurring due to a package or a bond-wires




Fig. 5. Rdson drift comparison on 1.2 kV vs 1.7 kV SiC MOSFETs tested at 1 million 50  $\mu$ s pulses with 350 A




Fig. 6. Drift in Rdson after body diode stress with 1 million 50  $\mu$ s pulses with 400A of the for 1200 V 20 m $\Omega$  SiC MOSFETs with 0 BPD

(thermomechanical) damage as reported by [8] but by stacking faults expansion. In the case of high current density of 1700 A/cm<sup>2</sup>, the hole density increases significantly in the border region between the epi and substrate, where carrier recombination occur and causes SF expansion, which is correlating to the findings of bar-shaped stacking faults from the post-analysis. Fig. 7 shows electroluminescence images from degraded samples with BPD=0 and stressed at 400A pulsed forward current through the body diode. Lead frame and solder were removed by mechanical polishing to uncover parts of the chip area where different EL patterns are seen. For the EL analysis the devices have been tested at  $I_{SD}=1$  A,  $V_{DS}=-3.1$  V and  $V_{GS}=-5$  V. On both device EL images are observed trapezoidal shaped stacking faults. The amount of area covered by the SF in the region sampled by EL matches quite well to the Rdson drift.




Image a	Image b
EL conditions: $I_{SD}=1$ A, $V_{DS}=-3.1$ V, $V_{GS}=-5$ V	
Rdson drift ~ 8.8%	Rdson drift ~ 20%
Area covered under EL: 10%	Area covered under EL: 13.5%

Fig. 7. Electroluminescence analysis of 1.2 kV SiC MOSFETs after body diode stress at very high current densities  $\sim 1700$  A/cm<sup>2</sup> (400 A) with Rdson drift: a. 8.8% and b. 20%. The red color is added after EL measurement to improve the contrast and visibility of the stacking faults.

## Conclusion

In this work, the bipolar degradation of a 1.2kV 4H-SiC planar MOSFETs has been experimentally investigated. Devices has been grouped by the amount of BPDs present in the epi

layer. As observed also for 1200 V SiC MOSFETs, the reduction of BPDs in the epi region can efficiently suppress degradation and shift in device parameters, but not eliminate. At extremely high current densities significant drifts of forward voltage drop of the body diode and devices on resistance can still occur also for 1.2 kV. Such an example is the case of zero BPD sample A, if huge current densities  $\sim 1700 \text{ Acm}^2$  are applied, charge carriers diffuse deeper into the buffer region and excites stacking faults expansion from the substrate. Stress current densities above  $J > 1600 \text{ Acm}^2$  are observed as a threshold current density above which bipolar degradation is triggered.

The pulsed forward measurements presented in this paper, done in a controlled way, maintaining very short high current pulses, without exceeding the thermal limitation of the devices ( $T_j < 175^\circ\text{C}$ ) enables to accurately investigate the bipolar degradation phenomenon and avoid thermomechanical degradation of the devices. During the analysis no shift in the threshold voltage, BV or any other parameters has been observed except for  $R_{\text{dson}}$  and  $V_f$ . The correlation between the SFs and drift of the body diode  $V_f$  and  $R_{\text{dson}}$  has been supported by the EL images in this work.

## References

- [1] R. Fujita et. al., "Failure of Switching Operation of SiC-MOSFETs and Effects of Stacking Faults on Safe Operation Area", IEEE Transactions on Electron Devices, 65, nr. 10, p. 4448, 2018
- [2] T. Ishigaki et. al., "Analysis of Degradation Phenomena in Bipolar Degradation Screening Process for SiC-MOSFETs" p. 259, Proc. of the 31<sup>st</sup> ISPSD, May 19-23, 2019 Shanghai, China
- [3] H. Das et. al., 'Statistical analysis of killer and non-killer defects in SiC and the impacts to device performance', Materials Science Forum Vol. 1004, pp 458-463, (2020)
- [4] S. Kochoska et. al., "Pulsed forward bias body diode stress of 1700 V SiC MOSFETs with individual mapping of basal plane dislocations", Materials Science Forum (Volume 1062), 2022
- [5] A. Iijima et. al., "Estimation of critical conditions for expansion/ contraction of single Shockley stacking faults in 4H-SiC PiN diodes" Appl. Phys. Lett. 116, 092105 (2020)
- [6] R. E. Stahlbush et. al., "Effects of Basal Plane Dislocations on SiC Power devices reliability", IEEE International Electron Devices Meeting (IEDM), 2018
- [7] K. Konishi et. al., "Modeling of Stacking Fault Expansion Velocity of Body Diode in 4H-SiC MOSFET", European Conference on Silicon Carbide & Related Materials (ECSCRM), 2016
- [8] S. Palanisamy et. al., "Investigation of the bipolar degradation of SiC MOSFETs body diodes and the influence of current density", IEEE International Reliability Physics Symposium (IRPS), 2021