

Effects of 673K Temperature Anneal on a 4H-SiC CMOS NOT Logic Gate

Nicola Rinaldi^{1,a*}, Luigi Di Benedetto^{1,b}, Mathias Rommel^{2,c}, Alexander May^{2,d},
Leander Baier^{2,e}, Rosalba Liguori^{1,f}, Alfredo Rubino^{1,g}
and Gian Domenico Licciardo^{1,h}

¹Department of Industrial Engineering, University of Salerno, Via Giovanni Paolo II, 132, Fisciano, Italy

²Fraunhofer Institute for Integrated Systems and Device Technology, IISB, Schottkystraße 10, Erlangen, Germany

^anrinaldi@unisa.it, ^bldibenedetto@unisa.it, ^cmathias.rommel@iisb.fraunhofer.de,

^dalexander.may@iisb.fraunhofer.de, ^eleander.baier@iisb.fraunhofer.de, ^frliguori@unisa.it,

^garubino@unisa.it, ^hgdlicciardo@unisa.it

Keywords: 673K annealing, NOT logic gate, 4H-SiC lateral MOSFETs, 4H-SiC CMOS technology.

Abstract. The effects of 673K temperature anneal on a 4H-SiC CMOS NOT logic gate have been investigated. After an annealing at 673K for 30 minutes in ambient atmosphere, a shift of threshold logic voltage, V_M , towards higher input voltage by 6.67%, and a hysteresis reduction are observed. Both effects can be related to MOSFETs electrical behavior after the same thermal annealing. The threshold voltage of NMOSFET, $V_{TH, N}$, increases by 6.67%, whereas PMOSFET one reduces by 11.15%, allowing the V_M increase. NMOSFET shows a reduction of its trans-characteristic hysteresis, ΔV_H , by -33.3%, as well as PMOSFET one, that is by -20.4%, explaining the hysteresis reduction of NOT gate. Moreover, a more reproducible NOT transfer characteristics is obtained after the 673K annealing.

Introduction

Wide band-gap semiconductors are suitable for harsh environment thanks to their intrinsic physical properties [1]. Among them, 4H polytype of Silicon Carbide, 4H-SiC, has emerged, with the development of lateral devices and integrated circuits, ICs [2]. JFET and BJT based technologies have been demonstrated for high temperature applications with several integrated circuits [3,4]. However, the process easiness allows the CMOS technology to emerge. This one has proven promising with complex ICs able also to operate up to 773K [5-7], with the integration of novel devices [8] or conventional lateral temperature sensors [9,10].

Although demonstration of circuits and devices up to very high temperature, i.e. 773K, have been already done, there is still a lack of knowledge about the reliability of circuit performance, like the repeatability of the results after different temperature anneals.

In this paper, we investigate the static room temperature performances of a 4H-SiC CMOS NOT logic gate after several temperature anneals, which have been heated in ambient atmosphere environment at 673K for 30 minutes. In addition, we relate the NOT gate electrical behavior after thermal annealing to MOSFET one.

Device Structure and Experimental Set-Up

NOT logic gate has been fabricated in 4H-SiC CMOS Fraunhofer IISB's Technology [7]. The process starts with the epitaxial grow of a 10^{15} cm^{-3} n-type layer on a 4H-SiC n-type $350 \mu\text{m}$ 4° off-axis (0001) substrate. Aluminum and Nitrogen ion implantation, followed by 1973K, 30 minutes, thermal annealing is performed for n-type and p-type doped regions. A doping concentration of 10^{17} cm^{-3} and 10^{16} cm^{-3} is obtained for p-well and n-well regions, respectively. Whereas a doping concentration of $5 \cdot 10^{19} \text{ cm}^{-3}$ is for high doped p^+ and n^+ regions. A 55 nm thick gate oxide is thermally grown at 1300°C and a post-oxidation annealing is performed at 1300°C in NO

environment to reduce the SiO₂/4H-SiC interface state density. All these process steps result in gate oxide capacitance, $C_{ox}=62.8\text{nF/cm}^2$. Gate electrode is made by depositing a 500 nm thick n-type PolySilicon. NiAl and Ti/Al are used for n-type and p-type contact respectively, whereas a Ti/Pt metal layer stack is used for the two lines of metal interconnections. More detailed information regarding process steps is in [7].

The NOT logic gate is made by a NMOSFET with channel width, $W_N=6\mu\text{m}$, and a PMOSFET with channel width, $W_P=44\mu\text{m}$, both with channel length, $L=6\mu\text{m}$.

Measurements have been made at room temperature, i.e. $T=298\text{K}$, with a Keithley SCS-4200, a SUSS PM5 probe station and with Signatone Corporation manipulators. Each temperature anneals consists of heating the devices in ambient atmosphere at 673K for 30 minutes with a 630W G.Maier Elektrotechnik GmbH hotplate.

Results and Discussion

NOT logic gate Characteristics.

The NOT logic gate is supplied by $V_{DD}=20\text{V}$ and transfer characteristics at $T=298\text{K}$ after multiple 673K temperature anneals are reported in Fig.1.a). It can be observed that after first 673K temperature anneal, a shift of threshold logic voltage, V_M , of +6.67% and a reduction of hysteresis voltage, from $\Delta V_H = 0.2\text{V}$ to $\Delta V_H = 0.15\text{V}$, are observed, as shown in Fig.1.a)-b). Moreover, a reduction of High Noise Margin, N_{MH} , of -6.74% and an increase of Low Noise Margin, N_{ML} , of +6.95%, can be calculated (see Fig.1.c)). Whereas, after the second 673K temperature anneal, almost the same values of V_M and N_{ML} are reached, with a variation of 0.94% and 1% with respect to the first 673K anneal, and the same value of N_{MH} is observed in Fig.1.c).

Then, a 673K thermal annealing shows an improvement of NOT performances and a more stable and repeatable transfer characteristic.




Fig. 1. a) NOT logic gate transfer characteristic before and after 673K temperature annealing, at $T=298\text{K}$ and $V_{DD}=20\text{V}$. b) Threshold logic voltage and c) Noise Margins variations.

The effects of the thermal annealing on NOT gate, i.e. shift of its transfer characteristics towards higher voltage and its hysteresis reduction, are related to electrical behaviors of individual devices. Indeed, we analyzed the transfer characteristics in linear region of a NMOSFET and a PMOSFET.

MOSFETs Characteristics.

Trans-characteristics, at $|V_{DS}|=0.1V$, of NMOSFET and PMOSFET, both with $W=18\mu m$ and $L=6\mu m$, before and after the first 673K temperature anneal are in Fig.2.a) and in Fig.3.a), respectively. After the thermal annealing, we observe an increase of NMOSFET threshold voltage, $V_{TH,N}$, extracted according to the extrapolation in linear region method [11], by 6.93% and a reduction of PMOSFET threshold voltage, $V_{TH,P}$, by -11.15%. This phenomenon can be related to the release of fixed oxide charge, allowing a shift of the flat band voltage towards higher values. Moreover, a reduction of the hysteresis of NMOSFET and PMOSFET characteristics by -33.3% and -20.4%, respectively, can be observed, which agrees with the reduction of the NOT gate hysteresis. In this case, thermal energy supplied by 673K annealing could reduce the density of acceptor like slow border traps [12], leading to the hysteresis reduction.

Subthreshold Slope, SS, is obtained from the slope of $I_{DS} - V_{GS}$ curves, under subthreshold conditions at $V_{DS}=0.1V$ [13] and same SS is observed for NMOSFET, (see Fig.2.c).

Finally, field effect channel mobility is extracted from trans-characteristics in Fig.2.a) and Fig.3.a) according to [14]:

$$\mu_{CH} = \left. \frac{dI_{DS}}{dV_{GS}} \right|_{V_{DS}=0.1V} \frac{L}{V_{DS}C_{OX}W} \quad (1)$$

and, also in this case, same maximum channel mobility, $\mu_{CH,N peak}=19.4 \text{ cm}^2/Vs$, was observed (see Fig.2.d). In contrast, the PMOSFET shows a SS reduction of -23.8% and an increase of the channel mobility maximum, $\mu_{CH,P peak}$ of 4.1% (see Fig. 3.c and d)), which can be related to a reduction of $\text{SiO}_2/4H\text{-SiC}$ interface defects density [15] and, therefore, to a decrease of the associated scattering [16].

Moreover, substituting extracted NMOSFET threshold voltage values before and after thermal annealing, see Fig. 2.b) and Fig.3.b), and the channel mobility peaks, see Fig.2.d) and Fig.3.d), in the following equation of V_M [17]:

$$V_M = \frac{V_{TH,N} + r(V_{DD} - |V_{TH,P}|)}{1+r} \quad (2)$$

where:

$r = \frac{\mu_{CH,P peak} C_{OX} \frac{W_P}{L}}{\mu_{CH,N peak} C_{OX} \frac{W_N}{L}}$, we obtain a $\Delta V_M = 0.84V$, almost near to the experimental one of 0.6V, Fig.1.b), allowing to explain the V_M shift towards higher value.




Fig. 2. a) Trans-characteristic of NMOSFET before and after 673K temperature anneal. b) The inset shows the extracted $V_{TH,N}$. In c) Subthreshold Slope and d) field-effect channel mobility.




Fig. 3. a) Trans-characteristic of PMOSFET before and after 673K temperature anneal. b) The inset shows the extracted $V_{TH,P}$. In c) Subthreshold Slope and in d) field-effect channel mobility.

Summary

Analysis of NOT logic gate transfer characteristics after multiple 673K temperature anneals have been done and its electrical behavior linked to single lateral MOSFETs ones. In particular, the V_M shift towards a higher input voltage value is due to the $V_{TH,N}$ increase by 6.93% and $V_{TH,P}$ decrease by 11.15%. Whereas the NOT transfer characteristics hysteresis reduction can be related to both MOSFETs' hysteresis reduction after the thermal annealing. Then, a 30 minutes 673K thermal annealing seems to improve the overall devices and circuits performances, improving, also, the repeatability of NOT gate characteristics after multiple temperature anneals.

Author Contributions

Conceptualization, N.R and L.D.B; methodology N.R.; validation N.R., L.D.B, L.B and A.M; formal analysis N.R. and L.D.B; investigation N.R., L.D.B, M.R, and L.B; data curation N.R. and L.B.; writing-original draft N.R, L.D.B.; M.R., R.L., and G.D.L; writing-review and editing, N.R, L.D.B., M.R., R.L, and G.D.L; project administration A.R. and M.R.; funding acquisition A.R. All authors have read and agreed to the published version of the manuscript.

References

- [1] T. Kimoto, J.A. Cooper, *Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications*, John Wiley & Sons, 2014.
- [2] J. Romijn, S. Vollebregt, L.M. Middelburg, B.E. Mansouri, H.W. van Zeijl, A. May, T. Erlbacher, G. Zhang, P.M. Sarro, "Integrated digital and analog circuit blocks in a scalable silicon carbide CMOS technology." *IEEE Transactions on Electron Devices* 69.1 (2021): 4-10.
- [3] M. Kaneko, M. Nakajima, Q. Jin, T. Kimoto, SiC complementary junction field-effect transistor logic gate operation at 623 K. *IEEE Electron Device Letters* 43.7 (2022): 997-1000
- [4] L. Lanni, B.G. Malm, M. Östling, C.M. Zetterling, Lateral pnp transistors and complementary SiC bipolar technology. *IEEE electron device letters* 35.4 (2014): 428-430.

-
- [5] Z. Dong, Y. Bai, C. Yang, Y. Tang, J. Hao, X. Li, X. Tian, X. Liu, Impact of Temperature on Digital Integrated Circuits in a 4H-SiC CMOS Technology. *IEEE Transactions on Electron Devices* (2024).
- [6] N. Rinaldi, R. Liguori, A. May, C. Rossi, M. Rommel, A. Rubino, G.D. Licciardo and L. Di Benedetto, A 4H-SiC CMOS oscillator-based temperature sensor operating from 298 K up to 573 K, *Sensors*, 23 (2023) 24, 9653.
- [7] J. Romijn, S. Vollebregt, L. M. Middelburg, B. El Mansouri, H. W. van Zeijl, M. Alexander, T. Erlbacher, G. Zhang, and P. M. Sarro, Integrated digital and analog circuit blocks in a scalable silicon carbide cmos technology, *IEEE Transactions on Electron Devices*, 69 (2021) 1, 4–10.
- [8] L. Di Benedetto, G. Licciardo, T. Erlbacher, A. Bauer, and A. Rubino, A 4h-sic uv phototransistor with excellent optical gain based on controlled potential barrier, *IEEE Transactions on Electron Devices*, 67 (2019) 1 154–159.
- [9] N. Rinaldi, M. Rommel, A. May, R. Liguori, A. Rubino, G. D.Licciardo, L. Di Benedetto, Analysis of a 4H-SiC lateral PMOSFET temperature sensor between 14K-482K, *IEEE Sensors Letters* (2025).
- [10] N. Rinaldi, M. Rommel, A. May, R. Liguori, A. Rubino, G. D. Licciardo, L. Di Benedetto, A 4H-SiC NMOSFET-based temperature sensor operating between 14K and 481K, *IEEE Electron Device Letters* (2024).
- [11] A. Ortiz-Conde, F.J.G. Sanchez, J.J. Liou, A. Cerdeira, M. Estrada, Y.Yue, A review of recent MOSFET threshold voltage extraction methods. *Microelectronics reliability* 42.4-5 (2002): 583-596.
- [12] A. Vasilev, M. Jech, A. Grill, G. Rzepa, C. Schleich, S. Tyaginov, A. Makarov, G. Pobegen, T.Grasser, M. Waltl, TCAD Modeling of Temperature Activation of the Hysteresis Characteristics of lateral 4H-SiC MOSFETs, *IEEE Transactions on Electron Devices* 69.6 (2022): 3290-3295.
- [13] Y. Taur, T.H. Ning, *Fundamentals of modern VLSI devices*, Cambridge university press, 2002.
- [14] N. Arora, *Mosfet modeling for VLSI simulation: theory and practice*, World Scientific, 2007.
- [15] S.M. Sze, K.K. Ng, *Physics of semiconductor devices*. John wiley & sons, 2007.
- [16] V. Uhnevionak, A. Burenkov, C. Strenger, G. Ortiz, E. Badel-Pereira, V.Mortet, F. Cristiano, A.J. Bauer, P.Pichler. Comprehensive study of electron scattering mechanisms in 4H-SiC MOSFETs, *IEEE Transactions on Electron Devices* 62.8 (2015): 2562-2570.
- [17] J. M. Rabaey, C. Anantha, N. Borivoje. *Digital integrated circuits*. Vol. 2. Englewood Cliffs: Prentice hall, 2002.