

# Impact of ALD Oxidant and Deposition Temperature on Electrical Characteristics of Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/SiC MOS-Capacitors

Harsha Vardhan Manchineni<sup>1,2,a\*</sup>, Andre Wachowiak<sup>2,b</sup>  
and Thomas Mikolajick<sup>1,2,c</sup>

<sup>1</sup>NaMLab gGmbH, Nöthnitzer Str. 64a, Dresden, Saxony, 01187, Germany

<sup>2</sup>Chair of Nanoelectronics, TU Dresden, Dresden, Saxony, 01187, Germany

<sup>a\*</sup>Harsha.Manchineni@namlab.com, <sup>b</sup>Andre.Wachowiak@namlab.com,

<sup>c</sup>Thomas.Mikolajick@namlab.com

**Keywords:** 4H-SiC MOS capacitors, MOSFET, bilayer gate dielectric, Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stacks, atomic layer deposition (ALD), oxidant chemistry, flat band voltage shift, conduction mechanisms, interface trap density, dielectric strength, high electric field barrier suppression.

**Abstract.** The increased demand for SiC power MOSFETs requires gate dielectrics with low defect densities and high reliability under high electric field and temperature conditions. In this work, we examine how oxidant chemistry and deposition temperature affect the electrical properties of Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> bilayer dielectrics formed in n-type 4H-SiC MOS capacitors. These structures consist of a thin SiO<sub>2</sub> interfacial layer, over which Al<sub>2</sub>O<sub>3</sub> is deposited via ALD using three different oxidants at a temperature of 150–350°C. Electrical characterization shows that the choice of oxidant influences the flat band voltage shift and leakage current density, with a process-dependent trade-off between optimizing each parameter. These findings highlight that precise control of oxidant chemistry during ALD is essential for balancing flat band voltage stability with leakage suppression, and that multilayer-specific conduction models are critical for accurately predicting high electric field leakage characteristics in advanced SiC gate stacks.

## Introduction

Silicon carbide (SiC) has emerged as a leading wide-bandgap semiconductor for high-voltage and high-power electronic devices due to its large critical electric field (~3 MV/cm), high electron saturation velocity (~2 × 10<sup>7</sup> cm/s), and superior thermal conductivity (~3.7 W/cm·K) [1, 2]. These intrinsic material properties enable the fabrication of compact devices with reduced specific on-resistance and enhanced efficiency compared to silicon-based power devices [3]. A unique advantage of SiC compared to other wide band gap materials is its ability to form a silicon dioxide (SiO<sub>2</sub>) through thermal oxidation, enabling the development of SiC MOSFETs with a well-established dielectric system [4]. Thermally grown SiO<sub>2</sub>/SiC interfaces currently exhibit the lowest interface state density (D<sub>it</sub>) among alternative dielectrics on SiC [5]. However, the D<sub>it</sub> at the SiO<sub>2</sub>/SiC interface remains one order of magnitude higher than that of conventional SiO<sub>2</sub>/Si interfaces, leading to mobility degradation, threshold voltage instabilities, and long-term reliability concerns [6–7, 15].

Furthermore, the reliance on SiO<sub>2</sub> as a gate dielectric in SiC-based devices constitutes a fundamental limitation that hinders the full exploitation of SiC's superior intrinsic properties. Due to the relatively low dielectric constant of SiO<sub>2</sub> (κ ≈ 3.9), nearly 2.5 times smaller than that of 4H-SiC (κ ≈ 9.7), a significant portion of the applied bias drops across the oxide rather than the semiconductor, resulting in elevated electric fields within the dielectric [5, 15]. To address this imbalance, high-κ dielectrics have been widely investigated. High-k dielectrics offer several advantages: their higher dielectric constant reduces the equivalent oxide thickness (EOT) while lowering the electric field in the dielectric for a given applied voltage [8, 15]. The significant advantages of using aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) are its large bandgap, the large band offsets to SiC, and the high breakdown electric field compared to other high-k dielectrics. [8]. Nevertheless, the direct deposition of high-k dielectrics on SiC surfaces typically introduces higher defect densities than thermal SiO<sub>2</sub>, mainly due to dangling bonds, oxygen vacancies, and interface reaction products formed during deposition [9, 16]. These


interfacial traps cause charge trapping/detrapping dynamics, manifesting as detrimental threshold voltage shifts in MOSFETs.

A promising strategy to mitigate these challenges uses hybrid gate stacks, where a thin interfacial SiO<sub>2</sub> layer (1–2 nm) is thermally grown on SiC, followed by deposition of a thicker high-k dielectric such as Al<sub>2</sub>O<sub>3</sub> by atomic layer deposition (ALD) [6, 9]. This stack architecture leverages the superior interface quality of SiO<sub>2</sub> with the enhanced dielectric properties of Al<sub>2</sub>O<sub>3</sub>. However, introducing an additional SiO<sub>2</sub>/high-k interface creates another potential defect plane, and its structural and electrical properties are strongly influenced by ALD process conditions such as oxidant chemistry, precursor reactivity, and deposition temperature. For instance, oxidants can significantly alter the defect density and chemical bonding at the interface, while deposition temperature dictates the film's density, hydroxyl incorporation, and stoichiometry [10–12]. In addition to interface quality, understanding the conduction mechanisms governing leakage currents is critical for assessing dielectric robustness. Several leakage pathways are typically observed in SiC MOS capacitors with high-k or hybrid dielectrics, including Schottky emission (SE), Poole–Frenkel emission (PFE), trap-assisted tunneling (TAT), and Fowler–Nordheim (FN) tunneling [13, 14]. The dominant leakage mechanism can be extracted by analyzing temperature-dependent leakage current measurements and fitting the respective conduction mechanism models, providing insights into trap distributions and dielectric reliability.

In this work, we systematically study the influence of different ALD oxidants (like O<sub>2</sub>-plasma, water, Ozone) and deposition temperatures on the dielectric properties of Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/SiC stacks, and examine the conduction mechanisms responsible for the observed leakage currents. The breakdown electric field, leakage current density, and conduction mechanisms are analyzed to assess capacitors.

## Experimental Methods

Metal–oxide–semiconductor capacitors (MOSCAPs) were fabricated on n-type 4H-SiC substrates with a 2 nm SiO<sub>2</sub> interfacial layer. A 20 nm Al<sub>2</sub>O<sub>3</sub> film was deposited by ALD using trimethylaluminum (TMA) as the aluminum precursor and three different oxidants (A, B, C), with deposition temperatures between 150°C and 350°C. Following dielectric deposition, a 10 nm TiN layer was deposited by reactive sputtering under ultra-high vacuum to serve as the gate electrode. Then, post-deposition annealing at 480°C for 1 min in an argon ambient was performed, which kept the Al<sub>2</sub>O<sub>3</sub> film in an amorphous state. The electron-beam evaporation of 10 nm Ti / 30 nm Pt circular pads (diameter varying from 100 to 200 μm) achieved final contact metallization through a precision shadow mask. Device isolation was performed via dry etching to define the active capacitor regions. A schematic of the test structure is shown in Fig. 1.




**Fig. 1.** Cross-section schematic of the fabricated MOS capacitor on n-type 4H-SiC with a 2 nm SiO<sub>2</sub> interlayer, 20 nm ALD-deposited Al<sub>2</sub>O<sub>3</sub>, TiN gate, and Ti/Pt contacts used for electrical characterization.

Electrical characterization employed a Keithley 4200A-SCS parameter analyzer. Capacitance Voltage (C–V) measurements were conducted in dual-sweep mode (from depletion to accumulation and vice versa) to assess the flat band voltage shifts ( $\Delta V_{fb}$ ), using an AC modulation frequency of 100 kHz with an amplitude of 25 mV. Current–voltage (I–V) measurements were carried out over a bias range extending into accumulation until dielectric breakdown, with additional temperature-dependent I–V measurements performed from 25°C to 150°C to elucidate charge transport

mechanisms and thermal activation effects. The reported leakage current density (AVG J throughout the paper) and  $\Delta V_{fb}$  represent the average value of five MOSCAP devices.

## Results and Discussions

When MOSCAPs on n-type 4H-SiC are biased in accumulation (at gate voltages higher than the flat band voltage ( $V_{fb}$ )), electrons from the SiC conduction band can be captured by interface traps or near-interface oxide traps at the SiO<sub>2</sub>/SiC interface. In addition, carriers may tunnel through the gate dielectric and get trapped in bulk oxide traps within the dielectric layer [4, 17–19]. The capture of these negative charges perturbs the electric field distribution across the MOS structure, producing a positive  $\Delta V_{fb}$ , resulting in a shift of C-V characteristics. Such trapping is a critical reliability concern, as it can directly translate into threshold voltage instability in MOSFETs and degrade long-term device performance [8]. This trapped charge is often quasi-permanent due to a lack of minority charge carriers: the emission time constants of the responsible traps are much longer than the measurement timescale, strongly preventing detrapping during standard C–V sweeps [18, 20]. For thermally grown SiO<sub>2</sub> on 4H-SiC, the  $\Delta V_{fb}$  magnitude is typically small ( $\Delta V_{fb} \approx 0.8$  V in our measurements). Nevertheless, still quasi-permanent, as evidenced by subsequent sweeps reproducing the initial sweep's reverse branch (see Fig. 2). This behavior is consistent with deep electron traps possessing long emission time constants, e.g., with high emission activation energies, leading to incomplete detrapping within the experimental time window [17, 19, 21].




**Fig. 2.** Normalized capacitance-voltage characteristics of a 15 nm thick pure SiO<sub>2</sub> dielectric on 4H-SiC with a TiN top electrode, showing a 0.8 V positive  $\Delta V_{fb}$  after three successive measurements. Arrows represent the direction of the sweep. Inset: schematic of the fabricated MOS capacitor test structure.


Incorporating a high-k dielectric such as Al<sub>2</sub>O<sub>3</sub> can increase the observed  $\Delta V_{fb}$  compared to pure SiO<sub>2</sub>. The oxidant chemistry during ALD determines  $V_{fb}$  stability among the other process parameters [10]. Our measurements for a fixed deposition temperature (Fig. 3) reveal that the leakage current density and the  $\Delta V_{fb}$  vary significantly with the used oxidant. The  $V_{fb}$  of the ideal MOSCAP is expected to be  $\sim 1$  V due to the work function difference between the TiN electrode and the n-type 4H-SiC [22]. The difference in  $V_{fb}$  observed during the initial upsweep between the MOSCAPs for different oxidants compared to the ideal expectation most likely arises from different amounts of fixed charges located at the interfaces or within the bulk of the Al<sub>2</sub>O<sub>3</sub> layer [8, 14] (Fig. 3A). Oxidant C might act more aggressively on the interface since it causes the highest initial shift in the MOSCAPs. Furthermore, an additional offset in  $V_{fb}$  can also stem from dipole formation at the high-k/SiO<sub>2</sub> interface, irrespective of the electrode material, as reported by Iwamoto *et al.* [22].

Furthermore, a much smaller  $\Delta V_{fb}$  is observed in our MOSCAPs when oxidant A ( $\Delta V_{fb} \sim 0.4$  V) is used compared to oxidants B and C ( $\Delta V_{fb} > 2$  V) (Fig. 3A). The reduced  $\Delta V_{fb}$  for oxidant A can be attributed to electron detrapping from bulk or near-interface traps and escaping to the top electrode during the measurement, reducing  $\Delta V_{fb}$ . This interpretation is based on observed higher leakage current characteristics for oxidant A compared to oxidants B and C (Fig. 3B), which indicate

enhanced pathways facilitating charge carrier transport in the  $\text{Al}_2\text{O}_3$  film deposited using oxidant A. While no compromise seems evident for obtaining low  $\Delta V_{\text{fb}}$  and low leakage current, a trade-off emerges: lowering the  $\Delta V_{\text{fb}}$  can often lead to higher leakage current, and vice versa, solely by altering the oxidant chemistry [10]. For oxidants B and C, the influence of deposition temperature on the electrical performance of MOSCAPs is low (Fig. 4). In contrast, by using oxidant A, the MOSCAP exhibited a pronounced improvement in leakage characteristics and dielectric strength within the 200–250°C window, suggesting optimal film quality and reduced defect density in this regime. However, this temperature range did not coincide with the minimal  $\Delta V_{\text{fb}}$  observed near 300°C (Fig. 4).




**Fig. 3.** A. Normalized capacitance–voltage characteristics of MOSCAPs with  $\text{Al}_2\text{O}_3$ , deposited with different oxidants (A, B, C). Numbers indicate the average  $\Delta V_{\text{fb}}$  measured in the initial dual sweep (arrows indicate the sweep direction). B. Average leakage current density for  $\text{Al}_2\text{O}_3$  films deposited with different oxidants (A, B, C) as a function of applied electric field. Stars and numbers denote the corresponding dielectric breakdown electric field strength ( $E_{\text{BD}}$ ) of  $\text{Al}_2\text{O}_3$  films for different oxidants.



**Fig. 4.** A. Flat band voltage shift ( $\Delta V_{\text{fb}}$ ), B. Average leakage current density at 4 MV/cm, and C. Breakdown electric field for  $\text{Al}_2\text{O}_3$  films deposited using oxidants A, B, and C as a function of the deposition temperature in  $\text{Al}_2\text{O}_3$  ALD deposition.

To further evaluate leakage behavior, temperature-dependent I–V measurements were performed on  $\text{Al}_2\text{O}_3$  films deposited at 300°C using different oxidants (Fig. 5). Among the three,  $\text{Al}_2\text{O}_3$  films deposited with oxidant A exhibited the highest leakage with minimal temperature dependence. In contrast, pronounced temperature sensitivity was observed when oxidants B and C were used, particularly beyond 5 MV/cm, where leakage current increased by nearly an order of magnitude between 25°C and 150°C. Simultaneously, the dielectric breakdown electric field decreased by approximately 3 MV/cm over the same temperature range. At low electric fields ( $< 2$  MV/cm), the leakage current density approached the resolution limit of the parameter analyzer, preventing quantitative comparison. Notably, this low-leakage regime terminated at different electric field strengths for each oxidant, likely due to the initial  $V_{\text{fb}}$  differences between the oxidants discussed previously. For example, in the case of oxidant C, the leakage onset occurred near 3 MV/cm (Fig. 5).


In the moderate electric field regime (2–5 MV/cm), leakage current exhibited a rather low temperature dependence. This suggests that thermally activated processes are less dominant in this range.




**Fig. 5.** Average leakage current density as a function of electric field for  $\text{Al}_2\text{O}_3$  films deposited at  $300^\circ\text{C}$  using oxidants A, B, and C in ALD and measured at  $25^\circ\text{C}$  to  $150^\circ\text{C}$ .

To gain deeper insight into the underlying charge transport mechanism. We fitted the measured current using established conduction models with some free parameters to evaluate the conduction mechanism responsible for the observed leakage [13, 14, 23, 24]. The methodology for this calculation is detailed in [13]. This fitting procedure enabled the extraction of free model parameters. In the moderate electric field regime, the calculated current from the TAT model (analytical expression is mentioned in [23]) closely matched experimental data (see Fig. 6), confirming that TAT is the primary conduction mechanism under these conditions with the following argumentation. Since FN tunneling becomes significant only at high electric fields and PFE is highly temperature dependent, both mechanisms can be discounted as a major contributor. Electrode-limited SE can be ruled out as a major contributor due to the large conduction band offset between the  $\text{SiO}_2$  interlayer and SiC. Moreover, since the electrode was the same in our experiments and using different oxidants during the deposition of  $\text{Al}_2\text{O}_3$  produced distinct leakage current levels, SE can also be excluded as the primary mechanism in this electric field range [13, 24]. As a result, we attribute the leakage current in the moderate electric field regime mainly to TAT, which aligns with previous studies on high- $k$  and  $\text{Al}_2\text{O}_3$  gate stacks with  $\text{SiO}_2$  interlayer [13, 14]. The extracted model parameters and calculated results for all three oxidants are shown in Fig. 6, offering quantitative insights into trap characteristics and how they depend on oxidant chemistry. According to the calculation results, the high leakage level for oxidant A is governed by the highest TAT trap density ( $N_t$ ) for traps having an energy of 0.8 eV below the conduction band of the dielectric (Fig. 6A). The absolute  $N_t$  values from our calculations might be underestimated by several orders of magnitude, as evidenced in the literature [23]. However, they indicate how the  $N_t$  can vary by changing the oxidant chemistry during the ALD deposition.

At high electric fields exceeding 5 MV/cm, our MOSCAPs exhibit a pronounced increase in leakage current beyond a certain threshold at a given temperature when oxidants B and C are used, ultimately leading to dielectric breakdown as mentioned earlier. In this regime, none of the conventional conduction models in our simulations yielded physically reasonable parameter values across all tested mechanisms (SE, PFE, FN, TAT). Consequently, the applied models cannot meaningfully reproduce the leakage characteristics with their significant measurement temperature dependence. One plausible explanation is that most analytical formulations of conduction mechanisms are derived for single-layer dielectric systems. However, the gate stack in our experiments comprises a bilayer ( $\text{SiO}_2/\text{Al}_2\text{O}_3$ ), where each dielectric has a different band offset relative to 4H-SiC. This structural complexity can significantly alter carrier transport, as carriers may experience sequential barriers and/or mixed conduction pathways not captured by single-layer models.



**Fig. 6.** Calculated leakage current density as a function of electric field using the TAT model for A. oxidant A, B. oxidant B, and C. The extracted model parameters from the fitting, trap barrier height ( $\Phi_T$ ) in electron volts (eV), and the density of trap states ( $N_t$ ) in  $m^{-3}$  are mentioned in the plot for each oxidant.



**Fig. 7.** Simulated energy-band diagrams of the  $Al_2O_3/SiO_2$  bilayer dielectric stack on n-type 4H-SiC under zero external electric field and close-up at average electric fields of 2.5 and 5.0 MV/cm.

It is therefore plausible that the observed leakage might arise from a combination of bulk-limited and electrode-limited conduction processes, potentially involving multi-step tunneling or hopping conduction through defect states distributed across both layers [25]. Our band-diagram simulations (Fig. 7) show that at high electric fields (above  $\sim 5$  MV/cm), the electric field-induced band bending becomes so pronounced that the  $Al_2O_3$  barrier is almost completely suppressed, enabling enhanced carrier injection by direct tunneling through the 2nm  $SiO_2$  layer. This could explain the increase in leakage after 5 MV/cm for oxidants B and C. However, our calculation approach was hindered by the lack of a simple analytical expression for direct tunneling through a trapezoidal barrier with a changing electric field. Furthermore, the observed significant temperature dependence of the leakage characteristic in the high electric field region for oxidants B and C may also indicate charge carrier transport through a combination of carrier injection and a bulk trap-related conduction mechanism with thermally activated processes.

## Summary

This study investigates how oxidant chemistry and deposition temperature affect the electrical performance and leakage characteristics of Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> bilayer gate stacks on n-type 4H-SiC MOS capacitors. Electrical tests with C–V and temperature-dependent I–V measurements show that oxidant chemistry greatly influences the  $\Delta V_{fb}$  and leakage current density, with a trade-off between these factors. The impact of the deposition temperature was minimal. Trap-assisted tunneling is identified as the primary conduction process in the moderate electric field range, while Poole–Frenkel, Schottky emission, and Fowler–Nordheim tunneling are ruled out. At higher electric fields, simple single-layer dielectric models do not fully explain the leakage behavior, likely due to the complex band alignment of the bilayer system. Band diagram simulations reveal significantly high electric field barrier suppression in Al<sub>2</sub>O<sub>3</sub>, suggesting a combination of bulk- and electrode-limited conduction with thermally activated processes. These results emphasize the important role of oxidant chemistry in improving device reliability and highlight the need for modeling methods that consider multilayer dielectric stacks in SiC power electronics.

## Acknowledgements

This work was co-financed by the European Union and from tax revenues on the basis of the budget adopted by the Saxon State Parliament in Project: LeistungsSchaltEr, no 100687609.

## References

- [1] T. Kimoto and J. A. Cooper, *Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications*, 1st ed. Wiley, 2014.
- [2] V. Veliadis, “Silicon Carbide Power Device Fabrication,” in *Power Semiconductor Technology in Pulsed Power Applications*, S. B. Bayne and B. N. Pushpakaran, Eds., Cham: Springer Nature Switzerland, 2025, pp. 97–128.
- [3] H. Yoshioka and K. Hirata, “Characterization of SiO<sub>2</sub>/SiC interface states and channel mobility from MOSFET characteristics including variable-range hopping at cryogenic temperature,” *AIP Advances*, vol. 8, no. 4, p. 045217, Apr. 2018.
- [4] V. V. Afanasev, M. Bassler, G. Pensl, and M. Schulz, “Intrinsic SiC/SiO<sub>2</sub> Interface States,” *phys. stat. sol. (a)*, vol. 162, no. 1, pp. 321–337, Jul. 1997.
- [5] P. Fiorenza, F. Giannazzo, and F. Roccaforte, “Characterization of SiO<sub>2</sub>/4H-SiC Interfaces in 4H-SiC MOSFETs: A Review,” *Energies*, vol. 12, no. 12, p. 2310, Jun. 2019.
- [6] E. Schilirò *et al.*, “Atomic Layer Deposition of Al<sub>2</sub>O<sub>3</sub> Thin Films for Metal Insulator Semiconductor Applications on 4H-SiC,” *MSF*, vol. 858, pp. 685–688, May 2016.
- [7] P. Fiorenza *et al.*, “Evolution of Interface State Density and Near Interface Oxide Traps under Controlled Nitric Oxide Annealing in SiO<sub>2</sub>/SiC Lateral MOSFETs,” *MSF*, vol. 1090, pp. 113–117, May 2023.
- [8] L. Knoll *et al.*, “Latest Advances in the Implementation and Characterization of High-K Gate Dielectrics in SiC Power MOSFETs,” *MSF*, vol. 1062, pp. 383–388, May 2022.
- [9] Y.-X. Zeng *et al.*, “MOS structure with as-deposited ALD Al<sub>2</sub>O<sub>3</sub>/4H-SiC heterostructure with high electrical performance: Investigation of the interfacial region,” *Journal of Vacuum Science & Technology A*, vol. 42, no. 5, p. 053207, Sep. 2024.
- [10] T. Kubo, J. J. Freedman, Y. Yoshida, and T. Egawa, “Effects of process temperature during atomic layer deposition using water and ozone as oxidants on current–voltage characteristics of Al<sub>2</sub>O<sub>3</sub>/AlGaIn/GaN high-electron-mobility transistors on Si substrates,” *Jpn. J. Appl. Phys.*, vol. 54, no. 2, p. 020301, Feb. 2015.

- 
- [11] S. Krause, A. Mikhaylov, U. Schroeder, T. Mikolajick, and A. Wachowiak, “ZrO<sub>2</sub> Based Multilayered Stacks with Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub> or La<sub>2</sub>O<sub>3</sub> Interlayers for SiC Power Devices,” *ACS Appl. Mater. Interfaces*, vol. 17, no. 19, pp. 28789–28798, May 2025.
- [12] E. Schilirò *et al.*, “Al<sub>2</sub>O<sub>3</sub> Layers Grown by Atomic Layer Deposition as Gate Insulator in 3C-SiC MOS Devices,” *Materials*, vol. 16, no. 16, p. 5638, Aug. 2023.
- [13] P. Esakki and B. J. Kailath, “Extraction and Analysis of Gate Leakage Current Mechanism in Silicon Carbide (SiC) MIS Capacitors,” *IETE Journal of Research*, vol. 68, no. 1, pp. 592–601, Jan. 2022.
- [14] Q. Huang *et al.*, “High-Breakdown and Low-Leakage 4H-SiC MOS Capacitor Based on HfO<sub>2</sub>/SiO<sub>2</sub> Stacked Gate Dielectric in Trench Structures,” *Nanomaterials*, vol. 15, no. 5, p. 343, Feb. 2025.
- [15] A. Siddiqui, R. Y. Khosa, and M. Usman, “High- *k* dielectrics for 4H-silicon carbide: present status and future perspectives,” *J. Mater. Chem. C*, vol. 9, no. 15, pp. 5055–5081, 2021.
- [16] M. Avicé, U. Grossner, I. Pintilie, B. G. Svensson, O. Nilsen, and H. Fjellvag, “Comparison of near-interface traps in Al<sub>2</sub>O<sub>3</sub>/4H-SiC and Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/4H-SiC structures,” *Applied Physics Letters*, vol. 89, no. 22, p. 222103, Nov. 2006.
- [17] C. Yang, Z. Gu, Z. Yin, F. Qin, and D. Wang, “Interfacial traps and mobile ions induced flatband voltage instability in 4H-SiC MOS capacitors under bias temperature stress,” *J. Phys. D: Appl. Phys.*, vol. 52, no. 40, p. 405103, Oct. 2019.
- [18] V. Van Cuong *et al.*, “Study of interface-trap and near-interface-state distribution in a 4H-SiC MOS capacitor with the full-distributed circuit model,” *Jpn. J. Appl. Phys.*, vol. 63, no. 1, p. 015503, Jan. 2024.
- [19] A.F. Basile *et al.*, “Near-interface Traps in n-type SiO<sub>2</sub>/SiC MOS Capacitors from Energy-resolved CCDLTS,” *MRS Proc.*, vol. 1246, pp. 1246-B09-02, 2010.
- [20] M. Wilson *et al.*, “Review—Recent Advancement in Charge- and Photo-Assisted Non-Contact Electrical Characterization of SiC, GaN, and AlGaN/GaN HEMT,” *ECS J. Solid State Sci. Technol.*, vol. 6, no. 11, pp. S3129–S3140, 2017.
- [21] S. M. Sze and K. K. Ng, *Physics of semiconductor devices*, Third edition. Hoboken, NJ: Wiley-Interscience, 2007.
- [22] K. Iwamoto *et al.*, “Experimental evidence for the flatband voltage shift of high-*k* metal-oxide-semiconductor devices due to the dipole formation at the high-*k*/SiO<sub>2</sub> interface,” *Applied Physics Letters*, vol. 92, no. 13, p. 132907, Mar. 2008.
- [23] Z. Ouennoughi, C. Strenger, F. Bourouba, V. Haeublein, H. Ryssel, and L. Frey, “Conduction mechanisms in thermal nitride and dry gate oxides grown on 4H-SiC,” *Microelectronics Reliability*, vol. 53, no. 12, pp. 1841–1847, Dec. 2013.
- [24] F.-C. Chiu, “A Review on Conduction Mechanisms in Dielectric Films,” *Advances in Materials Science and Engineering*, vol. 2014, pp. 1–18, 2014.
- [25] V. A. Gritsenko and A. A. Gismatulin, “Charge transport mechanism in La:HfO<sub>2</sub>,” *Applied Physics Letters*, vol. 117, no. 14, p. 142901, Oct. 2020.