

Threshold Voltage Control in 4H-SiC MOS Devices by Atomic Layer Deposited Al₂O₃/SiO₂ Interface Dipole Engineering

Bongmook Lee^{1,a*} and Veena Misra^{2,b}

¹College of Engineering, SUNY Polytechnic Institute, Utica, NY 13502, USA

²Department of Electrical Engineering, North Carolina State University, Raleigh, NC

^aleeb1@sunypoly.edu, ^bvmisra@ncsu.edu

Keywords: atomic Layer deposition, 4H-SiC power device, dipole effect, V_T modulation, V_{FB} modulation.

Abstract. This study investigates the electric dipole effect at Al₂O₃/SiO₂ interfaces deposited by Atomic Layer Deposition (ALD) on 4H-silicon carbide (SiC) substrates for threshold voltage (V_T) modulation. By incorporating an ultrathin 3nm Al₂O₃ layer onto ALD-deposited 30nm SiO₂, they created an electric dipole that produces a $0.65\pm 0.15V$ positive shift in threshold voltage after N₂O post-deposition annealing. The dipole-induced voltage shift was validated through both MOS capacitor measurements and lateral MOSFET characterization. Importantly, the threshold voltage enhancement occurred without degradation in field-effect mobility, demonstrating that the dipole effect does not introduce additional scattering centers. This technique offers an effective approach for threshold voltage tuning in alternative semiconductor devices where thermal SiO₂ growth is not feasible, addressing critical challenges in SiC power electronics that require high threshold voltages ($>3V$) for reliable operation.

Introduction

Electric dipole effects at high-permittivity dielectric (high-k)/SiO₂ interfaces have been reported for various dielectrics, including HfO₂, Al₂O₃, LaO_x, and Y₂O₃ on Silicon as well as Silicon Carbide substrates [1-4]. For example, a dipole-induced voltage shift of up to 0.57 V has been observed for Al₂O₃ on thermally grown SiO₂ on Si [2]. Such dipole effects can lead to either positive or negative flatband or threshold voltage shifts, depending on the properties of the high-k dielectric within the stack. Consequently, dipole engineering provides a means to modulate the threshold voltage of metal-oxide-semiconductor field-effect transistors (MOSFETs) [2]. Traditionally, dipole effects of high-k dielectrics have been investigated on thermally grown SiO₂ on silicon. However, it is particularly interesting to explore these effects on alternative substrates where threshold voltage control remains challenging, such as in silicon carbide (SiC) MOSFETs. In SiC devices, enhancing channel mobility via nitrogen-based post-oxidation annealing often forces a trade-off between mobility and threshold voltage. For reliable power electronics applications, a sufficiently high threshold voltage ($>3V$) is typically required. In this work, we report a V_T enhancement method based on the dipole effect of Al₂O₃/SiO₂ stacks deposited by atomic layer deposition (ALD) on 4H-SiC. ALD dielectrics are particularly attractive as gate dielectrics due to their excellent film quality, uniformity, precise thickness control, and low-temperature processing [5]. Here, we demonstrate for the first time the dipole effect in Al₂O₃/SiO₂ stacks deposited entirely by ALD on 4H-SiC.

The origin of the dipole effect is generally attributed to energy band bending at the high-k/SiO₂ interface. This effect can arise from either (i) the electronegativity difference between the cations in the two oxides or (ii) differences in oxygen areal density across the interface [3,4]. As a result, the threshold voltage/flatband voltage (V_T/V_{FB}) shift induced by the dipole effect does not introduce additional interface states or Fermi-level pinning [3,4]. Importantly, unlike charge-induced V_T/V_{FB} shifts, the dipole-induced shift does not generate new scattering centers, and its magnitude is independent of both the SiO₂ and high-k dielectric thicknesses. Thus, the dipole effect can be modeled as an intrinsic band bending at the high-k/SiO₂ interface, which produces a constant flatband shift for a given dielectric stack. Accordingly, the expression for the MOS capacitor flatband voltage must be

modified under the assumption that any anomalous V_T/V_{FB} shift is caused by the dipole effect. The general expression for the flatband voltage of a MOS capacitor is given as:

$$V_{FB} = \Phi_{ms} - \frac{q}{\epsilon_{ox}} \int_0^{EOT} x\rho(x)dx + dipole \quad (1)$$

In this framework, Φ_{ms} represents the work function difference between the gate and the substrate, ϵ_{ox} is the relative permittivity of SiO₂, x denotes the distance from the gate, EOT is the effective oxide thickness of the dielectric stack, and $\rho(x)$ corresponds to the fixed charge density within the dielectric layers or at the interfaces [6]. In the calculation, only fixed charges are considered; these may be located at the SiO₂/SiC interface, within the bulk of the SiO₂, at the high-k/SiO₂ interface, within the bulk of the high-k dielectric, or at the gate/high-k interface. For high-quality SiO₂, the bulk charge density can typically be neglected. Any charge or dipole at the dielectric/gate interface can be accounted for by using an experimentally determined effective gate work function. Therefore, in all subsequent equations, Φ_{ms} should be regarded as the effective work function difference between the gate and the substrate. For a Al₂O₃/SiO₂ dual-layer stack, the flatband voltage equation can be modified as follows:

$$V_{FB} = \Phi_{ms} - \frac{q}{\epsilon_{ox}} (Q_{SiO_2} EOT + Q_{Al_2O_3} EOT_{Al_2O_3} + \rho_{Al_2O_3} EOT_{Al_2O_3}^2) + dipole \quad (2)$$

Here, Q_{SiO_2} and $Q_{Al_2O_3}$ represent the fixed charge densities at the SiO₂/SiC interface and the Al₂O₃/SiO₂ interface, respectively. In the derivation, the bulk charge density within the high-k layer is assumed to be uniform. From Equation (2), it follows that, in the absence of any bulk charge, the flatband voltage should exhibit a linear dependence on EOT. Our experimental results indicate that high-k Al₂O₃ contains a negligible amount of bulk charge; therefore, the bulk charge term in Equation (2) can be ignored in the following discussion. To verify the presence of a dipole effect, the charge densities Q_{SiO_2} and $Q_{Al_2O_3}$ must be extracted. When the Al₂O₃ thickness is fixed, Equation (2) can be simplified and written as:

$$V_{FB} = \Phi_{ms} - \frac{q}{\epsilon_{ox}} (Q_{SiO_2} EOT + Q_{Al_2O_3} EOT_{Al_2O_3}) + dipole \quad (3)$$

With Equation (3), the fixed charge density at the ALD SiO₂/SiC interface can be extracted by varying SiO₂ thickness while the Al₂O₃ thickness is fixed.

$$V_{FB} = \Phi_{ms} - \frac{q}{\epsilon_{ox}} (Q_{SiO_2} + Q_{Al_2O_3}) EOT + \frac{q}{\epsilon_{ox}} Q_{Al_2O_3} EOT_{SiO_2} + dipole \quad (4)$$

Similarly, using another set of capacitors with varying Al₂O₃ thickness, the fixed charge density at the ALD Al₂O₃/SiO₂ interface can be extracted using Equation (4).

Experiments

MOS capacitors were fabricated on n-type, Si-face (0001) 4H-SiC substrates with a nitrogen doping concentration of $N_D = 6 \times 10^{15}/\text{cm}^3$. Following surface cleaning in solvents and diluted hydrofluoric (HF) acid, the samples were immediately transferred to an ALD system for SiO₂ deposition at 150 °C. Variation in SiO₂ thickness across the MOS capacitors was achieved by wet etching in diluted HF. For the dual-layer capacitors, an ALD Al₂O₃ layer was subsequently deposited at 200 °C after the SiO₂ etching step. Post-deposition annealing (PDA) was carried out in a rapid thermal anneal (RTA) system at 900 °C in pure N₂O ambient. The gate electrode was formed by RF sputtering of tantalum nitride (TaN) capped with tungsten (W). A post-metallization anneal (PMA) in N₂ ambient was then performed to mitigate sputter-induced damage. The capacitance–voltage (C–V) characteristics were measured using an HP 4284A precision LCR meter. Flatband voltage and effective oxide thickness (EOT) were extracted from the 1 MHz C–V curves with the CVC program, using 4H-SiC material parameters [7]. Lateral MOSFETs were fabricated on Al-doped ($N_A = 5 \times 10^{15}/\text{cm}^3$) Si-face (0001) 4H-SiC substrates. Source and drain regions were formed by phosphorus

implantation followed by activation annealing. After field oxide deposition and patterning, the samples underwent the same surface cleaning, ALD dielectric deposition, PDA, and TaN/W gate electrode deposition and patterning steps used for the capacitors. Contact holes were etched in HF solution prior to the N₂O PDA. The source/drain ohmic contacts were formed by nickel silicide after the gate stack fabrication. Finally, MOSFET characteristics were measured using a Keithley 4200 semiconductor parameter analyzer.

Results and Discussion

The C–V characteristics of MOS with ALD SiO₂ and Al₂O₃/SiO₂ dielectrics are shown in Fig. 1 (a). The C-V curves measured at different frequencies exhibit minimal frequency dispersion. The flatband voltage and effective oxide thickness of the MOS capacitors were extracted to evaluate the dependence of V_{FB} on oxide thickness. The effective work function of TaN gate electrode on Al₂O₃ and SiO₂ dielectrics was individually extracted from measured capacitor C–V data of MOS capacitors with single-layer Al₂O₃ and SiO₂. The effective work function of TaN on ALD SiO₂ and ALD Al₂O₃ is 4.47±0.01 eV and 4.56±0.04 eV, respectively. As shown in Fig. 1 (b), V_{FB} values of capacitors with only ALD SiO₂ and those with dual-layer stacks both show a linear dependence on oxide thickness, indicating a negligible amount of bulk fixed charge in the oxide. The linear fitting line of the dual-layer devices shows a significantly higher y-intercept than that of the ALD SiO₂ samples, suggesting the existence of a dipole. The positive slopes of the linear fits indicate negative effective fixed charges, consistent with prior observations in ALD SiO₂ dielectrics [8]. Table 1 summarizes the extracted charge density and interface state density. Based on calculations, the dipole-induced V_{FB} shift is estimated to be 0.65±0.15 V. The addition of Al₂O₃ reduces the gate leakage due to the incorporation of a high-k layer in the oxide stack.






Fig. 1. (a) C-V characteristics of MOS Capacitors and (b) Flatband voltage vs. oxide thickness of MOS Capacitors with 30nm ALD SiO₂ and ALD Al₂O₃/SiO₂ after 900°C N₂O PDA. Both sets of samples contain ALD SiO₂ with various thicknesses.

Figure 2 (a) shows the average flatband voltage for ALD SiO₂ and Al₂O₃/SiO₂ dielectrics after post-deposition annealing (PDA) at 900°C and 1000°C. The Al₂O₃/SiO₂ stack maintains a higher flatband voltage compared to SiO₂ indicating the persistence of the interface dipole between Al₂O₃ and SiO₂. Figure 2 (b) presents the gate leakage characteristics, where the incorporation of an Al₂O₃ layer effectively suppresses gate leakage in the low- and moderate-field regions. These results confirm that the Al₂O₃/SiO₂ dielectric stack provides superior electrical performance, offering both enhanced flatband voltage stability and reduced leakage current relative to a single SiO₂ dielectric.

Table I. Extracted parameters from MOS capacitor with ALD SiO₂ and Al₂O₃/SiO₂ after 900 °C PDA.

Dielectric	Parameters	
	Charge Density (cm ⁻²)	D _{IT} at E _c -E _T = 0.2eV
SiO ₂	$-3.19 \times 10^{12} \pm 4.3 \times 10^{11}$	2.0×10^{12}
Al ₂ O ₃ /SiO ₂	$-3.71 \times 10^{12} \pm 1.5 \times 10^{11}$	2.0×10^{12}

**Fig. 2.** (a) Average flatband voltage after two different PDA temperatures and (b) Gate leakage characteristics of MOS capacitors with single SiO₂ and dual Al₂O₃/SiO₂ dielectrics.**Fig. 3.** I_{DS}-V_{GS} curves and mobility of MOSFETs with ALD SiO₂ and Al₂O₃/SiO₂.

Lateral MOSFETs were fabricated to validate the MOS capacitor results. As shown in Fig. 3, the lateral MOSFET with an ALD Al₂O₃/SiO₂ dual-layer gate dielectric exhibits a threshold voltage that is 1.24 V higher than that of the device without Al₂O₃, accompanied by an increase of 1.5 nm in effective oxide thickness (EOT) due to the additional Al₂O₃ layer. Considering the effect of the negative fixed charge, the increase in EOT from the Al₂O₃ layer accounts for approximately 0.6 V of the observed V_T shift. The remaining increase in V_T is therefore attributed to the dipole effect.

Importantly, no degradation in field-effect mobility or subthreshold swing was observed. These results demonstrate that the ALD Al₂O₃/SiO₂ dual-layer stack is an effective approach to increase the threshold voltage of SiO₂-based devices without compromising device performance. Furthermore, the findings confirm that the dipole does not introduce additional scattering centers at the SiC/dielectric interface compared to devices with only ALD SiO₂. In addition, the ALD-deposited dual-layer stack can be extended to other alternative semiconductor substrates to induce a positive threshold voltage shift.

Summary

We have demonstrated the existence of an electric dipole at the Al₂O₃/SiO₂ dual-layer stack deposited by ALD on 4H-SiC substrates. After N₂O post-deposition annealing, the dual-layer stack exhibits a dipole-induced voltage of 0.65 ±0.15 V. Lateral MOSFET results further confirm that the incorporation of Al₂O₃ induces a positive threshold voltage shift of 1.24V, accompanied by suppressed gate leakage and without degradation in mobility or subthreshold swing. These results highlight that Al₂O₃/SiO₂ stacks not only enable threshold voltage tuning but also improve dielectric properties. This approach provides an effective pathway to achieve a positive threshold voltage in 4H-SiC MOSFETs and can be extended to other wide bandgap semiconductor devices where thermal oxidation of SiO₂ is not feasible.

References

- [1] T. -H Kil, M. Noguchi, H. Watanabe, and K. Kita, "Impact of Al₂O₃/SiO₂ interface dipole layer formation on the electrical characteristics of 4H-SiC MOSFET," *IEEE Electron Device Letters*, 43 (1), 2022.
- [2] P. D. Kirsch et al, "Dipole model explaining high-k/metal gate field effect transistor threshold voltage tuning," *Appl. Phys. Lett.*, vol. 92, no. 9, pp. 092 901, Mar. 2008.
- [3] K. Kita and A. Toriumi, "Origin of electric dipoles formed at high-k/SiO₂ interface," *Appl. Phys. Lett.*, vol. 94, no. 13, pp. 132 902, April. 2009.
- [4] B. Lee, S. Novak, D. Lichtenwalner, X. Yang, and V. Misra, "Investigation of the origin of V_T/V_{FB} modulation by La₂O₃ capping layer approaches for NMOS application: Role of La diffusion, Effect of host high-k layer, and interface properties," *IEEE Transactions on Electron Devices*, Vol. 58, no. 9, pp. 3106-3115, 2011.
- [5] S. M. George, "Atomic layer deposition: An overview," *Chem. Rev.*, vol. 110, no. 1, pp. 111–131, Jan. 2010.
- [6] R. Jha, J. Gurganos, Y. H. Kim, R. Choi, J. Lee, and V. Misra, "A capacitance-based methodology for work function extraction of metals on high-κ," *IEEE Electron Device Lett.*, vol. 25, pp.420 2004.
- [7] J. R. Hauser and K. Ahmed, "Characterization of ultra-thin oxides using electrical C–V and I–V measurements," in *Proc. AIP Conf.*, 1998, pp. 235–239.
- [8] X. Yang, B. Lee, and V. Misra, "Electrical characteristics of SiO₂ deposited by Atomic Layer Deposition on 4H-SiC after nitrous oxide anneal," *IEEE Transactions on Electron Devices*, vol. 63, no. 7, pp. 2826-2830, 2016.