Design and Implementation of a S-Parameter Wafer Defect Scanner


Article Preview



Materials Science Forum (Volumes 445-446)

Edited by:

Toshio Hyodo, Yoshinori Kobayashi, Yasuyuki Nagashima, Haruo Saito




P.S. Naik et al., "Design and Implementation of a S-Parameter Wafer Defect Scanner", Materials Science Forum, Vols. 445-446, pp. 501-503, 2004

Online since:

January 2004




[1] A. David, G. Kögel, P. Sperr and W. Triftshäuser, Phys. Rev. Lett, Vol 87, (2001) pp.067402-1.

[2] G Dlubek, O Brummer, F Plaza, P Hautojärvi, J. Phys. C, Semiconductor Phys. Vol 19, (1986) p.331.

[3] P.G. Coleman, Materials Science Forum Vols. 363-365 (2001) p.420.

[4] U. Mannig, K. Bennewitz, H. Bihr, M. Haaks, W. Sigle, C. Zamponi, K. Maier : Applied Surface Science 149 1999 217–220.

DOI: 10.1016/s0169-4332(99)00204-4

[5] R. Krause-Rehberg, H.S. Leipner Positron Annihilation in Semiconductors, Springer(1999) p.201.

DOI: 10.1007/978-3-662-03893-2_3

[6] S. Mantl, W Triftshäuser: Phys. Rev. B 17, (1978) 1645 (a) (b) Figure-3 : S-parameter image of GaAs wafer of size 3mmx3mm. (a) 128x128 pixels and (b) 64x64 pixels. TitlTitle of Publication (to be inserted by the publisher).

Fetching data from Crossref.
This may take some time to load.