A Fundamental Modeling Approach for Nano-Grinding of Silicon Wafers

Abstract:

Article Preview

The advantages of ductile regime grinding of silicon wafer such as smooth surface roughness (Ra < 10 nm) and minimum subsurface damage layer (< 10μm) have great impact on the production process of wafer. With ductile regime grinding, the subsequent processes such as etching and rough polishing processes can be minimized. To achieve ductile regime grinding, a fundamental concept is the application of grain depth of cut being less than the critical cut depth, dc, of the silicon wafer. However, dc is dependent on material properties, cutting conditions, and crystallographic orientation [1].The objective of this paper is to derive, and to investigate by experiment, the dc value for silicon wafer grinding. Following these key steps, the effects of dc on various major grinding parameters are studied.

Info:

Periodical:

Materials Science Forum (Volumes 505-507)

Edited by:

Wunyuh Jywe, Chieh-Li Chen, Kuang-Chao Fan, R.F. Fung, S.G. Hanson,Wen-Hsiang Hsieh, Chaug-Liang Hsu, You-Min Huang, Yunn-Lin Hwang, Gerd Jäger, Y.R. Jeng, Wenlung Li, Yunn-Shiuan Liao, Chien-Chang Lin, Zong-Ching Lin, Cheng-Kuo Sung and Ching-Huan Tzeng

Pages:

253-258

DOI:

10.4028/www.scientific.net/MSF.505-507.253

Citation:

H. T. Young et al., "A Fundamental Modeling Approach for Nano-Grinding of Silicon Wafers", Materials Science Forum, Vols. 505-507, pp. 253-258, 2006

Online since:

January 2006

Export:

Price:

$35.00

In order to see related information, you need to Login.

In order to see related information, you need to Login.