High-Frequency SiC MESFETs with Silicon Dioxide/Silicon Nitride Passivation


Article Preview

4H-SiC MESFETs were fabricated using a bilayer dry thermal oxide/low-pressure chemical vapor deposited (LPCVD) silicon nitride for surface passivation. The passivation dielectric consists of a 20 nm thick dry thermal oxide covered by a 45 nm thick LPCVD silicon nitride layer. Devices utilize a recessed-channel architecture with 0.6 micron T-gates. Devices with the bilayer SiO2/SiNx passivation achieved a ft=9.3 GHz and fmax=15.5 GHz (WG=1.5 mm). The device transconductance was 34 mS/mm, drain current density was 235 mA/mm, and pinchoff voltage was –8V. Devices were load-pull characterized at 3 GHz with a 10% duty cycle and 100 μs repetition rate and a Class AB quiescent bias of IDS=100 mA/mm, and VDS=30V. Large devices with a 9.6 mm gate-periphery deliver an output power of 43.2 dBm (20.9 W=2.2W/mm) with a power-added-efficiency of 59% at a gain of 8.8 dB.



Materials Science Forum (Volumes 527-529)

Edited by:

Robert P. Devaty, David J. Larkin and Stephen E. Saddow




K. Matocha et al., "High-Frequency SiC MESFETs with Silicon Dioxide/Silicon Nitride Passivation", Materials Science Forum, Vols. 527-529, pp. 1239-1242, 2006

Online since:

October 2006




[1] S.C. Binari, P.B. Klein and T.E. Kazior: Proceedings of the IEEE, Vol. 90 (2002), p.1048.

[2] N. Sghaier, J. -M. Bluet, A. Souifi, G. Guillot, E. Morvan and C. Brylinski: IEEE Trans. on Electron Devices, Vol. 50 (2003), p.297.

DOI: 10.1109/ted.2002.808559

[3] H. -Y. Cha, C.I. Thomas, Y.C. Choi, L.F. Eastman and M.G. Spencer: IEEE Electron Device Letters, Vol. 24 (2003), p.571.

[4] A. Kerlain, E. Morvan, C. Dua, N. Caillas and C. Brylinski: Materiasl Science Forum, Vols. 457-460 (2004), p.1177.

DOI: 10.4028/www.scientific.net/msf.457-460.1177

[5] K. Matocha, J. Tucker and E. Kaminsky: Materials Science Forum, Vols. 483-485 (2004), p.589.

Fetching data from Crossref.
This may take some time to load.