Ellipsometric and MEIS Studies of 4H-SiC/Si/SiO2 and 4H-SiC/SiO2 Interfaces for MOS Devices


Article Preview

The high density of interface states of thermally grown oxides on silicon carbide has prompted research into alternative oxidation methods and post oxidation anneals. One such alternative is oxidation of a deposited sacrificial silicon layer. A recent variation of this technique is a partial oxidation of the deposited Si layer, so that a thin Si layer remains between the SiO2 and SiC layers. If the SiO2/Si interface has lower interface state densities than the SiO2/SiC interface, the SiO2/Si/SiC hetero-structure could yield improved channel mobilities in MOS devices. Moreover, by correct optimization of the MOSFET device structure, breakdown can be designed to occur in the bulk SiC layer, thus maintaining a high blocking voltage. Post oxidation annealing in N2O is another technique often used to reduce interface state densities. However, little is known about the chemical and physical nature of these N2O oxidized dielectrics. Ellipsometric and Medium Energy Ion Scattering (MEIS) investigations of conventional SiO2/SiC interfaces compared with SiO2/Si/SiC hetero-junction structures and N2O oxidized samples are reported.



Materials Science Forum (Volumes 556-557)

Edited by:

N. Wright, C.M. Johnson, K. Vassilevski, I. Nikitina and A. Horsfall




O. J. Guy et al., "Ellipsometric and MEIS Studies of 4H-SiC/Si/SiO2 and 4H-SiC/SiO2 Interfaces for MOS Devices", Materials Science Forum, Vols. 556-557, pp. 509-512, 2007

Online since:

September 2007




[1] L. Chen, O.J. Guy, G. Pope, K.S. Teng, T. Maffeis, S. P. Wilks, P.A. Mawby, T. Jenkins, A. Brieva, D.J. Hayton: Mat. Sci. Forum Vol. 457-460 (2004), p.1337.

DOI: 10.4028/www.scientific.net/msf.457-460.1337

[2] D.J. Hayton, T.E. Jenkins, P. Bailey, T.C.Q. Noakes: Semicond. Sci. Technol Vol. 19 (2002), p. L29.

[3] R. Schörner, P. Friedrichs, and D. Perters: IEEE Trans. Electron Devices (USA), Vol. 46 (1999), p.533.

[4] R. Schörner, P. Friedrichs, D. Perters, and D. Stephani: IEEE Electron Device Lett. (USA), Vol. 20 (1999), p.241.

[5] N. S. Saks, S. S. Mani, and A. K. Agarwal: Mater. Sci. Forum (Switzerland) Vol. 353-356 (2001), p.1113; Appl. Phys. Lett. Vol. 76 (2000), p.2250.

[6] C. -M. Zetterling: Process Technology for Silicon Carbide Devices. (Published by EMIS Processing Series 2. INSPEC ©2002), pp.93-108.

[7] L. A. Lipkin, M. K. Das, and J. W. Palmour: Mater. Sci. Forum Vol. 389-393 (2002) p.985.

Fetching data from Crossref.
This may take some time to load.