Achieving Low Sheet Resistance from Implanted P-Type Layers in 4H-SiC Using High Temperature Graphite Capped Annealing


Article Preview

Low resistance p-layers are achieved in this paper using a graphite cap to protect SiC surface from out-diffusion of Si during high temperature post-implantation annealing, which is carried out to maximize the activation of Al dopant in 4H-SiC. With a graphite layer converted from photoresist, as high as 1700 and 1800oC post-implantation annealing is able to be used. Low RMS roughness of surface after high temperature annealing shows the effectiveness of the graphite cap. Small sheet resistance and resistivity are also achieved from the high temperature annealing. At room temperature, sheet resistances of 9.8 and 1.3 k/□, and the corresponding resistivities of 235 and 31 m-cm are obtained from 1700 and 1800oC annealed samples, respectively. The Al ionization energy extracted from Arrhenius plot is also close to the typical reported values. Therefore, it can be concluded that, using graphite cap could help to activate the Al dopant effectively during high temperature annealing.



Materials Science Forum (Volumes 556-557)

Edited by:

N. Wright, C.M. Johnson, K. Vassilevski, I. Nikitina and A. Horsfall




Y. Wang et al., "Achieving Low Sheet Resistance from Implanted P-Type Layers in 4H-SiC Using High Temperature Graphite Capped Annealing", Materials Science Forum, Vols. 556-557, pp. 567-570, 2007

Online since:

September 2007




[1] Ruppalt, S. Stafford, D. Yuan, R. Vispute, and T. Venkatesan: Sem. Dev. Research Symp. (2001), p.529.

[2] M.A. Derenge, K.A. Jones, K. Kirchner, and M. Ervin: Sem. Dev. Research Symp. (2003), p.126.

[3] K.H. Ilachstadt, R.R. Lauf, and A.W. Regensburg: United States Patent No. 6, 406, 983, (2002).

[4] K.A. Jones, M.A. Derenge, P.B. Shah, and T.S. Zheleva: J. Elec. Mater. Vol. 31 (2002), p.568.

[5] Y. Negoro, K. Katsumoto, T. Kimoto, and H. Matsunami: J. Appl. Phys. Vol. 96 (2004), p.224.

[6] K.V. Vassilevski, N.G. Wright, I.P. Nikitina, A.B. Horsfall, A.G. O'Neill: et al., Semicond. Sci. Technol. Vol. 20 (2005), p.271.

[7] B.J. Skromme, Y. Wang, and M. Mikhov: ICSCRM (2005).

[8] T. Kimoto, A. Itoh, H. Matsunami, T. Nakata, and M. Watanabe: J. Elec. Mater. Vol. 24 (1995), p.235.

[9] J.W. Palmour, L.A. Lipkin, R. Singh, D.B. Slatter, A.V. Suvorov, and C.H. Carter: Diamond Rel. Mater. Vol. 6 (1997), p.1400.

[10] Y. Negoro, N. Miyamoto, T. Kimoto, and H. Matsunami, Electron Devices: IEEE Trans. on Vol. 49 (2002), p.1505.

[11] J. M. Bluet, J. Pernot, J. Camassel, S. Contreras, J.L. Robert, et al. : J. Appl. Phys. Vol. 88 (2000), p. (1971).

[12] Y. Tanaka, N. Kobayashi, H. Okumura, R. Suzuki, T. Ohdaira, et al.: Proceedings ICSCRM (1999).

[13] T. Troffer, M. Schadt, T. Frank, H. Itoh, G. Pensl, et al.: Phys. Status Solidi A Vol. 162 (1997), p.277.

[14] H. Itoh, T. Troffer, and G. Pensl : Mater. Sci. Forum Vol. 264-268 (1998), p.685.

[15] M.V. Rao, J.B. Tucker, M.C. Rigdway, O.W. Holland, N. Papanicolaou, and J. Mittereder : J. Appl. Phys. Vol. 86 (1995), p.752.

[16] H. Matsuura, M. Komeda, S. Kagamihara, H. Iwata, et al.: J. Appl. Phys. Vol. 96 (2004), p.2708.