Use of Graphite Cap to Reduce Unwanted Post-Implantation Annealing Effects in SiC


Article Preview

6H and 4H–SiC epilayers were Al-implanted at room temperature with multiple energies (ranging from 25 to 300 keV) in order to form p-type layers with an Al plateau concentration of 4.5×1019 cm-3 and 9×1019 cm-3. Post-implantation annealing were performed at 1700 or 1800 °C up to 30 min in Ar ambient. During this process, some samples were encapsulated with a graphite (C) cap obtained by thermal conversion of a spin-coated AZ5214E photoresist. From Atomic Force Microscope measurements, the roughness is found to increase drastically with annealing temperature for unprotected samples while the C capped samples show a preservation of their surface states even for the highest annealing temperature. After 1800°C/30 min annealing, the RMS roughness is 0.46 nm for the lower fluence implanted samples, slightly higher than for unimplanted samples (0.31 nm). Secondary Ion Mass Spectroscopy measurements confirm that the C cap was totally removed from the SiC surface. The total Al-implanted fluence is preserved during postimplantation annealing. A redistribution of the Al dopants is observed at the surface which might be attributed to Si vacancy-enhanced diffusion. An accumulation peak is also observed after annealing at 0.29 9m, depth corresponding to the amorphous/crystalline interface that was determined on the as-implanted samples by Rutherford Backscattering Spectroscopy in channeling mode. The redistribution of the dopants has an impact on their electrical activation. A lower sheet resistance (Rsh= 8 k) is obtained for samples annealed without capping than for samples annealed with C capping (Rsh= 15 k ).



Materials Science Forum (Volumes 556-557)

Edited by:

N. Wright, C.M. Johnson, K. Vassilevski, I. Nikitina and A. Horsfall




E. Oliviero et al., "Use of Graphite Cap to Reduce Unwanted Post-Implantation Annealing Effects in SiC ", Materials Science Forum, Vols. 556-557, pp. 611-614, 2007

Online since:

September 2007




[1] M. Willander et al.: J. of Mater. Sci. Materials in Electronics 17 (2006), p.1.

[2] M. Lazar et al.: Materials Science Forum 389-393 (2002), p.827.

[3] M. A. Derenge et al: Solid-State Electronics 48 (2004), p.1867.

[4] Y. Negoro et al: Materials Science Forum 483-485 (2005), p.599.

[5] K.V. Vassilevski et al: Semicond Sci Technol 20 (2005), p.271.

[6] W. Bahng et al: Materials Science Forum 389-393 (2002), p.863.

[7] S. Rao et al: Applied Surface Science, 252 n°10 (2006), p.3837. 0. 0 0. 2 0. 4 0. 6 0. 8 1. 0 0. 1.

[1] [10] 100 1000 Counts (a. u) Depth (µm) 28Si++ 12C2 27Al 0. 0 0. 2 0. 4 0. 6 0. 8 1. 0.

[10] [16] [10] [17] [10] [18] [10] [19] [10] [20] Al concentration (cm-3 ) Depth (µm) as-implanted annealed 1800°C - 5 min annealed 1800°C - 30 min with C cap Fig. 3: SIMS measurements: non calibrated C, Si and Al profiles in annealed samples after C cap removing (a), Al calibrated profiles on as implanted and annealed samples with/without C cap (b). (a) (b).