Ultra-Shallow Junction Formation Using Rapid Thermal Processing


Article Preview

One of the main materials challenges of the 130 nm silicon technology node was the need to find a processing solution to the anomalous diffusion behavior of ion-implanted dopants known from three decades of research. Reduction of implantation energy no longer proved sufficient when trying to reduce source/drain extension junction depth, increase abruptness, and limit sheet resistance. Spike-annealing, a new process in which ion implanted silicon could be heated rapidly to temperatures required for dopant activation and then cooled down without dwelling at temperature, adequately addressed the scaling requirements of this node. The resulting junctions achieved high dopant concentration values very close to the surface while limiting junction depth. However, this increased the propensity for dopant migration to overlying layers associated with the source/drain spacer. Loss of device performance due to this and other phenomena became a strong motivating factor for further materials research in order to sustain progress through the 130 nm and 90 nm nodes. Complex interactions between various layers have been understood and the resulting developments in spacer materials have enabled high performance devices. The requirements of the 65 and 45 nm nodes stretch spike-annealing to its limit and newer ultra-high temperature anneals must be considered.



Materials Science Forum (Volumes 573-574)

Edited by:

W. Lerch and J. Niess






A. Jain "Ultra-Shallow Junction Formation Using Rapid Thermal Processing", Materials Science Forum, Vols. 573-574, pp. 305-318, 2008

Online since:

March 2008





In order to see related information, you need to Login.

In order to see related information, you need to Login.