

Table of Contents

Dedication III

Dedication 2

Dedication I

Preface

Chapter 1: Historical RTP Review

The Expanding Role of Rapid Thermal Processing in CMOS Manufacturing J. Nakos and J. Shepard	3
Evolution of Commercial RTP Modules B. Peuse	21

Chapter 2: Wafer Parameter Tuning and Defects

Fast Diffusion in Germanium and Silicon Investigated by Lamp-Based Rapid Thermal Annealing N. Stolwijk, L. Lerner, A. Giese and W. Lerch	35
Rapid Thermal Processing and the Control of Oxygen Precipitation Behaviour in Silicon Wafers R.J. Falster and V.V. Voronkov	45
High Temperature RTP Application in SOI Manufacturing C. Maleville, E. Neyret, D. Delprat and L. Ecarnot	61

Chapter 3: Surface Preparation and Gate Dielectrics

Cleaning of Silicon Surfaces for Nanotechnology O. Senftleben, H. Baumgärtner and I. Eisele	77
Heavy Water in Gate Stack Processing A.E. Pap, C. Dücső, K. Kamarás, G. Battistig and I. Bársony	119
Advanced Gate Dielectric Development for VLSI Technology Y. Ma	133
A Growth Kinetics Model for the Radical Oxidation of Silicon O. Storbeck, W. Pethe and R. Hayn	147
Investigation of Ultra Thin Thermal Nitrided Gate Dielectrics in Comparison to Plasma Nitrided Gate Dielectrics for High-Performance Logic Application for 65nm M. Trentzsch, C. Golz, K. Wiczorek, R. Stephan, T. Mantei, B. Bayha, S. Ohsiek, M. Raab, Z. Nényei, W. Lerch, J. Niess, W. Dietl, C. Kirchner and G. Roters	153
High-K: Latest Developments and Perspectives A.J. Bauer, M. Lemberger, T. Erlbacher and W. Weinreich	165
Production Worthy ALD in Batch Reactors A. Gschwandtner	181

Chapter 4: USJ Formation and Metrology

Ultra Shallow Depth Profiling with SIMS H.U. Ehrke	197
Implant Annealing – An Evolution from Soak over Spike to Millisecond Annealing S. Paul and W. Lerch	207
A Light-Induced Annealing of Silicon Implanted Layers B. Lojek	229

Laser Annealing of Implanted Semiconductor Layers – One Bridge to Nano-Processing H.D. Geiler	237
An Overview of ms Annealing for Deep Sub-Micron Activation J.C. Gelpey, S. McCoy, D. Camm and W. Lerch	257
Extended Defects Evolution in Pre-Amorphised Silicon after Millisecond Flash Anneals F. Cristiano, E.M. Bazizi, P.F. Fazzini, S. Boninelli, R. Duffy, A. Pakfar, S. Paul and W. Lerch	269
Modeling and Simulation of Advanced Annealing Processes A. Martinez-Limia, P. Pichler, C. Steen, S. Paul and W. Lerch	279
Vacancy Engineering – An Ultra-Low Thermal Budget Method for High-Concentration 'Diffusionless' Implantation Doping N.E.B. Cowern, A.J. Smith, N.S. Bennett, B.J. Sealy, R. Gwilliam, R.P. Webb, B. Colombeau, S. Paul, W. Lerch and A. Pakfar	295
Ultra-Shallow Junction Formation Using Rapid Thermal Processing A. Jain	305
Ultra-Rapid Thermal Process for ULSIs K. Suguro	319
Advanced Millisecond Annealing Technologies and its Applications and Concerns on Advanced Logic LSI Fabrication Processes M. Kase, T. Yamamoto and T. Kubo	325
Doping Strategies for FinFETs B.J. Pawlak, R. Duffy and A. De Keersgieter	333
 Chapter 5: Advanced Silicides Formation	
RTP Requirements for CMOS Integration of Dual Work Function Phase Controlled Ni-FUSI (Fully Silicided) Gates with Simultaneous Silicidation of nMOS (NiSi) and pMOS (Ni-Rich Silicide) Gates on HfSiON A. Lauwers, J. Kittl and K. Maex	341
 Chapter 6: Pattern Effects	
A Short History of Pattern Effects in Thermal Processing P.J. Timans	355
Conduction Heating in RTP Fast, and Pattern-Independent E. Granneman	375
Advanced Annealing Schemes for High-Performance SOI Logic Technologies T. Feudel	387
 Chapter 7: Temperature Measurement	
Model Based Measurement in Advanced Rapid Thermal Processing C. Merkl and R. Bremensdorfer	403
 Chapter 8: Flash Annealing for ULSI and Beyond Si	
Short Time Thermal Processing: From Electronics via Photonics to Pipe Organs of the 17th Century W. Skorupa	417