Implications of Threshold-Voltage Instability on SiC DMOSFET Operation


Article Preview

Although recent fast I-V measurements and subthreshold analysis reveal that the threshold-voltage instability due to low-field bias stressing at room temperature is greater than previously reported when calculated using slower, standard measurements by a parameter analyzer—a result that is consistent with electrons directly tunneling into and out of near interfacial oxide traps, this effect will not prevent the use of power SiC DMOSFET switches in power converter applications if certain precautions are followed. Namely, if the threshold voltage is set high enough so that a negative shift in threshold voltage will not increase the leakage current in the off-state, then the primary effect will be to increase the on-state resistance by decreasing the effective gate voltage. The instability due to ON-state stressing is greater than that for bias stressing alone, but not significantly. For a well behaved device, a 1-hour ON-state stress will result in about a 7 percent increase in conduction losses, which is manageable for power converter applications.



Materials Science Forum (Volumes 615-617)

Edited by:

Amador Pérez-Tomás, Philippe Godignon, Miquel Vellvehí and Pierre Brosselard






A. J. Lelis et al., "Implications of Threshold-Voltage Instability on SiC DMOSFET Operation", Materials Science Forum, Vols. 615-617, pp. 809-812, 2009

Online since:

March 2009




In order to see related information, you need to Login.