Influences of Bias Interruption and Reapplication on High-Temperature Threshold-Voltage Shifts of SiC DMOSFETs


Article Preview

For the paper, we studied how bias stress interruption and reapplication influences threshold voltage (VT) drift results in SiC DMOSFETs during 175°C bias-temperature instability (BTI) tests. Bias interruptions of even short durations were found to result in significant loss of observed VT drift, although reapplying the stress bias for a short time immediately before making the post-stress measurement resulted in a significant recovery of the lost drift. The fractional VT drift (i.e., the ratio of “observed” to “actual” drift) was found to behave similarly to the case of 25°C bias stressing, with an apparent empirical relationship relating to the square of the reapply time, divided by interrupt time. Although questions of bias-stressing at high temperature with room-temperature measurement remain unresolved for now, these results continue to support the feasibility of stress bias reapplication to counteract the loss in VT drift due to delays or interruptions between stressing and measurement (which are a practical limitation imposed by the necessities of batch testing for qualification in a production environment).



Edited by:

Robert Stahlbush, Philip Neudeck, Anup Bhalla, Robert P. Devaty, Michael Dudley and Aivars Lelis




D. B. Habersat et al., "Influences of Bias Interruption and Reapplication on High-Temperature Threshold-Voltage Shifts of SiC DMOSFETs", Materials Science Forum, Vol. 924, pp. 743-747, 2018

Online since:

June 2018




* - Corresponding Author

[1] AEC-Q101 Rev-D1 Failure Mechanism Based Stress Test Qualification For Discrete Semiconductors (base document), Automotive Electronics Council, (2013).

[2] A.J. Lelis, R. Green, D.B. Habersat, M. El, Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs, Electron Devices IEEE Trans. On. 62 (2015) 316–323.


[3] JEDEC Standard - Temperature, Bias, and Operating Life, JEDEC Solid State Technology Association, (2010).

[4] D.B. Habersat, A.J. Lelis, R. Green, M. El, Comparison of Test Methods for Proper Characterization of VT in SiC MOSFETs, Mater. Sci. Forum. 858 (2016) 833–839.


[5] D.B. Habersat, R. Green, A.J. Lelis, Feasibility of SiC Threshold Voltage Drift Characterization for Reliability Assessment in Production Environments, Mater. Sci. Forum. 897 (2017) 509–512.


[6] D.B. Habersat, R. Green, A.J. Lelis, Evaluations of threshold voltage stability on COTS SiC DMOSFETs using fast measurements, in: Proc 2016 IEEE Int. Reliab. Phys. Symp., IEEE, 2016: p. CD-4-1-CD-4-5.


[7] T.R. Oldham, A.J. Lelis, F.B. McLean, Spatial Dependence of Trapped Holes Determined from Tunneling Analysis and Measured Annealing, Nucl. Sci. IEEE Trans. On. 33 (1986) 1203–1209.