Surface Preparation of Poly-Si Using Dry Cleaning for Minimizing Interfacial Resistance

Abstract:

Article Preview

As the integration density of memory increases, a low resistivity gate electrode is essential to meet the current needs of high speed operation. It has been known that one of major limitation of low resistivity gate is dopant penetration between poly-si and metal gate. Those dopants are penetrated and segregated on the surface of poly-si when annealed, which increases interfacial resistance and causes detrimental performance on the devices. Surface oxidation, level of boron oxide or silicon oxide on the poly-si surface is also getting higher after annealing. Therefore, it is necessary to remove those dopants oxidized layers on the surface of the activated poly-si in order to obtain minimal increases of interfacial resistance.

Info:

Periodical:

Solid State Phenomena (Volume 195)

Edited by:

Paul Mertens, Marc Meuris and Marc Heyns

Pages:

71-74

Citation:

C. K. Seong et al., "Surface Preparation of Poly-Si Using Dry Cleaning for Minimizing Interfacial Resistance", Solid State Phenomena, Vol. 195, pp. 71-74, 2013

Online since:

December 2012

Export:

Price:

$38.00

[1] Y. Akasaka, S. Suehiro : Low resistivity poly-metal gate electrode durable for high-temperature processing, IEEE Transactions on electron devices, vol43, no. 11, nov (1996).

DOI: https://doi.org/10.1109/16.543020

[2] H. Nishino et al : Damage-free selective etching of Si native oxides using NH3/NF3 and SF6/H2O down-flow etching, J. Appl. Phys. 74(2), July (1993).

DOI: https://doi.org/10.1063/1.354890