Applications for Surface Engineering Using Atomic Layer Etching - Invited Paper

Abstract:

Article Preview

Over the course of the past few years, the semiconductor industry has continued to invent and innovate profoundly to adhere to Moore’s Law and Dennard scaling. At each of the technology nodes starting with 45nm, new materials and integration techniques, such as high-K & metal gates, double patterning techniques, and now 3D FinFet / Trigate device geometries are being introduced in order to maintain device performance. This places a large burden on unit process development to accommodate and deliver advanced process capability and is growing the need for the ultimate etch solution: etching with atomic layer precision. Atomic layer etching is a promising path to answer the processing demands of thin high mobility channel devices on the angstrom scale. Self-limiting reactions, discrete reaction & activation steps, or extremely low ion energy etch plasmas are some of the pathways being pursued for precise sub-nanometer material removal. In this invited paper, previously published in SPIE, the ability to achieve atomic layer etch precision is reviewed in detail for a variety of material sets and implementation methods. For a cyclic approach most similar to a reverse ALD scheme, the process window to achieve a truly self-limited atomic layer etch process is identified and the limitations as a function of controlling the adsorption step, the irradiation energy, and the reaction process are examined. Alternative approaches, including processes to enable pseudo-ALE precision, are then introduced and results from their application investigated. While these new plasma-enhanced atomic layer etch (PE-ALE) processes show encouraging results, most patterning applications are best realized by optimizations through discharge chemistry and/or plasma parameters. Significant improvements however were obtained when applying PE-ALE approaches to small pitch patterns. In particular the increased selectivity to OPL seems to offer a potential benefit for patterning high aspect ratio features.

Info:

Periodical:

Solid State Phenomena (Volume 255)

Edited by:

Paul W. Mertens, Marc Meuris and Marc Heyns

Pages:

41-48

DOI:

10.4028/www.scientific.net/SSP.255.41

Citation:

J. Papalia et al., "Applications for Surface Engineering Using Atomic Layer Etching - Invited Paper", Solid State Phenomena, Vol. 255, pp. 41-48, 2016

Online since:

September 2016

Export:

Price:

$38.00

* - Corresponding Author

[1] Papalia, et al, Proc. SPIE 9782, Advanced Etch Technology for Nanopatterning V, 97820H (2016).

[2] R.W. Johnson et al., MAT. TOD. 306, 1-11 (2014).

[3] C. Huffman et al., ECS J. Solid State Sci. Technol. 2015 volume 4, issue 6, Y7.

[4] C.T. Carver et al., ECS J. Solid State Sci. Technol. 2015 volume 4, issue 6, N5005-N5009.

[5] S.U. Engelmann et al., ECS J. Solid State Sci. Technol. 2015 volume 4, issue 6, N5054-N5060.

[6] D. H. van Dorp et al, ECS J. Solid State Sci. Technol. 2015 volume 4, issue 6, N5061-N5066.

[7] Y. Lee et al, ECS J. Solid State Sci. Technol. 2015 volume 4, issue 6, N5013-N5022.

[8] K. Kanarik et al., JVST A 33, 020802 (2015).

[9] D. Metzler et. al., JVST A32, 020603 (2014).

[10] D. Metzler, et al., JVST A 34, 01B102 (2016).

[11] J.K. Kim et al., J. Vac. Sci. Technol. A 31(6), 061302 (2013).

In order to see related information, you need to Login.