

Investigation of Potential Impact of Nitridation Process on Single Event Gate Rupture Tolerance in SiC MOS Capacitors

Misa Takahashi^{1,a*}, Eiji Kagoshima^{2,b}, Takahiro Makino^{3,c}, Manami Iwata^{1,d},
Naoki Ohtani^{1,e}, Norio Nemoto^{1,f}, Shunki Narita^{2,g}, Takeshi Tawara^{2,h},
Junji Senzaki^{2,i}, Keisuke Kobayashi^{2,j}, Tomoka Suematsu^{2,k},
Shinsuke Harada^{2,l}, Akinori Takeyama^{3,m}, Takeshi Ohshima^{3,n}, Jun Saito^{4,o},
Hirokazu Fujiwara^{4,p} and Hiroyuki Shindou^{1,q}

¹Japan Aerospace Exploration Agency, 2-1-1 Sengen, Tsukuba, Ibaraki, Japan

²National Institute of Advanced Industrial Science and Technology, 16-1 Onogawa, Tsukuba, Ibaraki, Japan

³National Institutes for Quantum Science and Technology, 1233 Watanukicho, Takasaki, Gunma, Japan

⁴MIRISE Technologies, 543 Kirigahora, Nishihirose, Toyota, Aichi, Japan

^atakahashi.misa@jaxa.jp, ^beiji.kagoshima@aist.go.jp, ^cmakino.takahiro@qst.go.jp,
^diwata.manami@jaxa.jp, ^eohtani.naoki@jaxa.jp, ^fnemoto.norio@jaxa.jp, ^gs.narita@aist.go.jp,
^htawara-takeshi@aist.go.jp, ⁱjunji-senzaki@aist.go.jp, ^jkeisuke.kobayashi@aist.go.jp,
^ksuematsu.tomoka@aist.go.jp, ^ls-harada@aist.go.jp, ^mtakeyama.akinori@qst.go.jp,
ⁿohshima.takeshi@qst.go.jp, ^ojun.saito.j3v@mirise-techs.com,
^phirokazu.fujiwara.j3g@mirise-techs.com, ^qshindou.hiroyuki@jaxa.jp

Keywords: Single Event Gate Rupture, heavy ions, MOS capacitors, nitric oxide, post-oxidation annealing, failure analysis, two-dimensional simulation.

Abstract. Single Event Gate Rupture (SEGR) is one of the catastrophic failures caused by heavy ions in power MOS devices. In this study, n-type SiC MOS capacitors representing the gate structure generally used in SiC power MOSFETs were used to conduct heavy ion irradiation tests to clarify the SEGR mechanism. The Linear Energy Transfer (LET) dependence of the critical electric field (E_{cr}) for these capacitors was evaluated with two different oxidation processes in accumulation to confirm whether the oxidation process affects SEGR tolerance. We found that the E_{cr} value and slopes of the LET dependence for SEGR between DRY samples and DRY + POA samples were approximately consistent. We also simulated SEGR and studied its mechanism. The simulation results suggested that SEGR for SiC MOS capacitors is caused by carriers in electron-hole pairs generated by a heavy ion instead of gate electric field fluctuation.

Introduction

SiC power devices have been expected for various rad-hard applications recently due to their excellent physical properties [1]. SiC devices have inherently higher radiation tolerance than Si devices because the electron-hole pair creation energy (E_{eh}) of SiC is more significant ($E_{eh}(\text{SiC}) = 6.88$ eV) in comparison to that of Si ($E_{eh}(\text{Si}) = 3.63$ eV) [1]. However, as a matter of fact, several issues have been associated with SiC MOS devices under harsh radiation environments. In particular, a catastrophic failure caused by heavy ions in power MOS devices is known as Single Event Gate Rupture (SEGR). This event occurs after a single energetic particle collides with the gate, resulting in dielectric breakdown and conducting a path through the gate oxide. SEGR in Si MOS devices have been studied in the past [2-4]. Regarding SEGR in SiC MOS devices, Deki *et al.* has conducted research on SEGR susceptibility for SiC MOS capacitors as a function of Linear Energy Transfer (LET) with different conditions of gate oxides [5, 6]. The study suggests that SEGR susceptibility was affected by the semiconductor material. However, it remains unclear specifically how heavy ions give rise to SEGR.

Lately, post-oxidation annealing (POA) in nitric oxide (NO) atmosphere has been the standard process in SiC MOS devices. Such an atmosphere reduces interface state density and improves effective channel mobility [7]. In this paper, we investigated the effect of gate nitriding annealing on the critical electric field (E_{cr}) for SiC MOS capacitors to confirm the influence of oxide qualities for SEGR and carried out two-dimensional simulations for SEGR to examine the physical phenomenon in the capacitors.

Experimental

Devices under the test. MOS capacitors on n-type SiC material fabricated in the National Institute of Advanced Industrial Science and Technology (AIST) [8] were used in this study as shown in Fig. 1. An epitaxial layer of 10 μm was grown on an n-type 4H-SiC substrate with a doping level of $1.0 \times 10^{16} \text{ cm}^{-3}$. A gate oxide layer was thermally grown on the epitaxial layer to a thickness of 40 nm by two different processes: 1) dry oxidation at 1,200 $^{\circ}\text{C}$ (hereinafter called "DRY samples"); 2) dry oxidation at 1,200 $^{\circ}\text{C}$ and post-oxidation annealing in NO atmosphere at 1,350 $^{\circ}\text{C}$ (hereinafter called "DRY + POA samples"). Finally, an n-type poly-Si film of 0.3 μm was deposited on the gate oxide to form the gate electrode with a diameter of 600 μm . This structure is representative of the gate structure generally used to fabricate the planar type of SiC MOSFETs.

Figure 2 shows the typical capacitance-voltage characteristics of the SiC MOS capacitors used in this research. The flat-band voltage (ΔV_{FB}) was estimated from High-Low C-V measurements: the ΔV_{FB} of the DRY sample was -1.2 V and that of the DRY + POA sample was +0.35 V.




Fig. 1. Simplified cross-sectional view of SiC MOS capacitor used for this study.




Fig. 2. Typical initial C-V curves of (a) DRY sample and (b) DRY + POA sample in this study.

Accelerator Facilities and Heavy ions. Mono-energetic heavy ions were obtained from the Cyclotron at Takasaki Ion Accelerators for Advanced Radiation Application (TIARA), the National Institutes for Quantum Science and Technology (QST). The characteristic parameters for the ions

incident on the capacitors were calculated using SRIM [9] and are shown in Table I. The ion ranges are sufficient to pass through the oxide and epitaxial layers of the MOS capacitors.

Test conditions. The leakage current was continuously monitored and recorded during irradiation. The applied voltage was increased in 0.2 V steps from 10 V up to a cumulative leakage current density over 1 A/cm². The ions were irradiated normally to the device chip surface, and their fluence at each voltage step was adjusted to approximately 700 cm⁻² (the flux was around 100 cm⁻²s⁻¹) in order to avoid accumulation effects and allow more than one shot of heavy ions to enter the device at each voltage step. All these experiments were performed at room temperature.

Table I. Ion characteristics incident on SiC calculated by SRIM.

Facility	Ion species	Energy [MeV]	LET of SiC surface [MeV/(mg/cm ²)]	Range in SiC [μ m]
TIARA	Xe	398	73.0	23.3
	Kr	289	42.7	24.8
	Ar	137	16.7	23.9

Results and Discussion

Irradiation test results. Figure 3 shows the leakage current density as a function of the electric field for the MOS capacitors under non-irradiation and irradiation with several ions in accumulation conditions. Note that the effect of ΔV_{FB} was considered in electric field values in Fig. 3. The initial leakage current density of DRY samples irradiated with Xe and Kr ions was higher than the non-irradiation characteristics due to the difference in the measurement system, not the effect of irradiation. It is notable that no difference in breakdown voltage due to different measurement methods has been confirmed. The values of the E_{cr} for DRY samples irradiated with Xe and Kr ions were similar to prior work [6].

Two surges in the leakage current density were observed in both DRY and DRY + POA samples when irradiated with high LET Xe and Kr ions; an increase in current density was confirmed with Ar ions. To elucidate which surge is SEGR, we carried out a failure analysis of the capacitor irradiated with Xe ions until the leakage current suddenly increased for the first time (the leakage current




Fig. 3. Leakage current density as a function of electric field for the capacitors with and without nitriding annealing.

reached around 1.5 μ A). As a result, the gate rupture in SiO₂ was confirmed inside the capacitor as shown in Fig. 4 (the details will be described later); the result provides the evidence that first current increase is SEGR in the capacitors. After the first current surge namely SEGR occurred, the leakage

current increased depending on the applied voltage. Eventually, the current density of the gate electrode reached a sufficient value for thermal destruction (approximately 10 mA/cm² or more), resulting in the second current increase.

Although the E_{cr0} , which is the electric field of non-irradiation capacitors of the DRY sample was higher than that of the DRY + POA sample, the E_{cr} of SEGR was comparable with the DRY + POA samples as shown in Fig. 3. This indicates that the nitriding annealing processes have little or no effect on the tolerance of SEGR. Figure 5 is the plot of the inverse electric field ($1/E_{cr}$) at several LET values for the SiC MOS capacitors in this study in the same manner as [6]. Linear proportionality of $1/E_{cr}$ - LET and the same slope was obtained for both capacitors. The above is a representation that the LET dependence of E_{cr} was consistent regardless of the oxidation process, supporting the conclusion that SEGR susceptibility would be affected by semiconductor material rather than oxide in previous studies [5, 6].




Fig. 4. Failure analysis of the capacitor after irradiated Xe ion until the current suddenly increased for the first time. (a) Emission analysis image inside the capacitor and (b) TEM image at the spot of destruction.




Fig. 5. LET dependence of electric field of SEGR for the SiC MOS capacitors in this research.

Failure analysis. A failure analysis by Transmission Electron Microscope (TEM) at the emission point inside the capacitor in Fig. 4(a) showed no failure in the SiC layer. However, a void was formed at the interface between the poly-Si and SiO₂ layers, as shown in Fig. 4(b). These results suggest that melting occurred at the Poly-Si / SiO₂ interface due to localized high temperature by heavy ions. The SiC layer did not melt because SiC has a high melting point. Figure 4(b) also shows that the crystallinity of the Poly-Si layer at the damage site was better than that of the non-destructive Poly-

Si layer, and the center of the damaged Poly-Si layer was raised because the Poly-Si layer was locally heated to a high temperature as previously stated.

This analysis suggests that the stress caused the Poly-Si / SiO₂ interface to generate cavities when the SiO₂ layer melted, and the Poly-Si layer was raised. At the same time, the SiO₂ layer on the side of the void was compressed and became thinner, resulting in increased tunneling gate leakage current. It is necessary to clarify the process that led to such destruction after heavy-ion irradiation through simulations.

Simulation for SEGR. The simulator used in this study was TCAD by Sentaurus. The transient response when a heavy ion hit the SiC MOS capacitor applied positive gate voltage was calculated. Figure 6 shows the simulation results of the gate electric field, the electron-barrier tunneling and the hole-barrier tunneling as the function of elapsed time, respectively. Figure 7 also shows the gate leakage current as the function of elapsed time. Input parameters of the simulator were set based on the condition when SEGR occurred in the test samples. Because no increase in the gate electric field was observed in Fig. 6, SEGR is considered not to be caused by gate electric field fluctuation. On the other hand, the gate leakage current increased immediately after being irradiated by a heavy ion in Fig. 7, suggesting that SEGR occurs due to the tunneling current. As shown in Figure 6, a rapid increase in the amount of hole-barrier tunneling due to a heavy ion was confirmed, indicating that the hole-tunneling current contributes to the increase in the gate current. An Ar irradiation test of DRY + POA samples in the same manner as in Fig. 3 was performed at a fixed 42 V, near the breakdown voltage of Ar. SEGR occurred when 60 shots had been done. These results suggest that the SEGR mechanism is similar to time-dependent dielectric breakdown. Besides, Fig. 7 also shows the value of tunneling gate leakage current with avalanche was the same as without the use of avalanche mode at the gate Poly-Si, SiC, and anywhere in the capacitor. Therefore, the tunneling current was attributed only to carriers in electron-hole pairs generated by the heavy ion regardless of avalanche effect.




Fig. 6. Transient response of the gate electric field strength, electron barrier tunneling and hole barrier tunneling by simulation.




Fig. 7. Tunneling gate leakage current versus time with and without the avalanche mode by simulation.

Conclusion

This paper discusses the difference of E_{cr} for SEGR in SiC MOS capacitors with and without POA in an NO atmosphere, investigated by two-dimensional simulation of SEGR. No effect on the E_{cr} of different oxidation processes was observed, and thus SEGR susceptibility would not be affected by the oxide quality. In addition, simulation results suggested that SEGR for n-type SiC MOS capacitors was due to carriers in electron-hole pairs generated by heavy ions, regardless of avalanche effects.

Acknowledgements

This study was implemented under a joint research project of Tsukuba Power Electrics Constellations (TPEC). E. Kagoshima is assigned from MIRISE Technologies, S. Narita and T. Tawara are assigned from Fuji Electric Co., Ltd. and K. Kobayashi and T. Suematsu are assigned from Hitachi, Ltd.

References

- [1] J. D. Wrbanek, S. Y. Wrbanek, G. C. Fralick, and L.Y. Chen, "Micro-Fabricated Solid-State Radiation Detectors for Active Personal Dosimetry," Report No. NASA/TM 214674, NASA, 2007.
- [2] J. L. Titus, C. F. Wheatley, D. I. Burton, I. Mouret, M. Allenspach, J. Brews, R. Schrimpf, K. Galloway, and R. L. Pease, "Impact of Oxide Thickness on SEGR Failure in Vertical Power MOSFETs; Development of a Semi-Empirical Expression," *IEEE Trans Nucl. Sci.*, Vol. 42, No. 6, pp. 1928-1934, 1995.
- [3] N. Boruta, G. K. Lum, H. O'Donnell, L. Robinette, M. R. Shaneyfelt, and J. R. Schwank, "A New Physics-Based Model for Understanding Single-Event Gate Rupture in Linear Devices," *IEEE Trans Nucl. Sci.*, Vol. 48, No. 6, pp. 1917-1924, 2001.
- [4] J. M. Lauenstein, N. Goldsman, S. Liu, J. L. Titus, R. L. Ladbury, H. S. Kim, A. M. Phan, K. A. LaBel, M. Zafrani, and P. Sherman, "Effects of Ion Atomic Number on Single-Event Gate Rupture (SEGR) Susceptibility of Power MOSFETs," *IEEE Trans Nucl. Sci.*, Vol. 58, No. 6, pp. 2628-2636, 2011.
- [5] M. Deki, T. Makino, K. Kojima, T. Tomita, and T. Oshima, "Single Event Gate Rupture in SiC MOS Capacitors with Different Gate Oxide Thicknesses," *Mater. Sci. Forum.*, Vols. 778-780, pp. 440-443, 2014.
- [6] M. Deki, T. Makino, N. Iwamoto, S. Onoda, K. Kojima, T. Tomita, and T. Oshima, "Linear energy transfer dependence of single event gate rupture in SiC MOS capacitor," *Nucl. Instrum. Methods Phys. Res. B*, Vol. 319, pp. 75-78, 2014.
- [7] G. Y. Chung, C. C. Tin, J. R. Williams, K. McDonald, R. K. Chanana, R. A. Weller, S. T. Pantelides, L. C. Feldman, O.W. Holland, M. K. Das, and J. W. Palmour, "Improved Inversion Channel Mobility for 4H-SiC MOSFETs Following High Temperature Anneals in Nitric Oxide," *IEEE Electron Device Lett.*, Vol. 22, No. 4, pp. 176-178, 2001.
- [8] J. Senzaki, A. Shimozato, K. Kojima, T. Kato, Y. Tanaka, K. Fukuda, and H. Okumura, "Challenges of High-Performance and High-Reliability in SiC MOS Structures," *Mater. Sci. Forum.*, Vols. 717-720, pp. 703-708, 2012.
- [9] J. F. Ziegler, J. P. Biersack, SRIM the Stopping and Range of Ions in Matter 2013 [online]. Available: <https://www.srim.org>.