# Non-Linear Gate Stack Effect on the Short Circuit Performance of a 1.2-kV SiC MOSFET

Submitted: 2023-09-27

Revised: 2024-05-30

Online: 2024-08-23

Accepted: 2024-06-10

Marco Boccarossa<sup>1,a\*</sup>, Luca Maresca<sup>1,b</sup>, Alessandro Borghese<sup>1,c</sup>, Michele Riccio<sup>1,d</sup>, Giovanni Breglio<sup>1,e</sup>, Andrea Irace<sup>1,f</sup> and Giovanni Antonio Salvatore<sup>2,g</sup>

<sup>1</sup>Department of Electrical Engineering and Information Technology, University of Naples Federico II, Naples, Italy

<sup>2</sup>Department of Molecular Sciences and Nanosystems, Ca' Foscari University of Venice, Mestre Venice, Italy


<sup>a</sup>marco.boccarossa@unina.it, <sup>b</sup>luca.maresca@unina.it, <sup>c</sup>alessandro.borghese@unina.it, <sup>d</sup>michele.riccio@unina.it, <sup>e</sup>breglio@unina.it, <sup>f</sup>andrea.irace@unina.it, <sup>g</sup>giovanni.salvatore@unive.it

**Keywords:** SiC MOSFETs, TCAD simulations, ferroelectric materials, short-circuit test, threshold voltage.

**Abstract.** In this paper, the effect of a non-linear dielectric gate stack on the short-circuit performance of a 1.2 kV SiC MOSFET was analyzed through TCAD simulations. Starting from the TCAD model of a commercial 1.2 kV, its standard gate oxide was replaced with a stack formed by oxide and a non-linear dielectric, characterized by a temperature dependent permittivity. This variation on temperature can be exploited to reduce the current conducted during short-circuit events, lowering the temperature reached through the device by about 30%, without affecting its static and dynamic performance.

### Introduction

Silicon Carbide (SiC) power MOSFETs are gaining significant traction in the industry as a viable substitute for traditional silicon-based power MOSFETs. This shift is attributed to their superior performance characteristics, including enhanced breakdown voltage, faster switching speeds, and reduced on-resistance [1, 2]. These exceptional attributes position SiC power MOSFETs as strong contenders across various medium and high voltage applications, such as automotive, aerospace and photovoltaics [3, 4]. A well-engineered device must not only deliver optimal performance under standard operating conditions but also exhibit resilience in harsh operating scenarios. One crucial assessment to gauge the reliability of a SiC power MOSFET design is the short-circuit (SC) test [5, 6]. Current 1.2 kV SiC MOSFET are required to have a minimum short-circuit withstand time (SCWT) of 5 µs, that is hard to achieve due to the thermal properties of the material, since one of the main failure mechanisms during short-circuits event is thermal runaway. In this work, Technology Computer Aided Design (TCAD) simulations provide insights on the effect of a non-linear dielectric (NLD) gate stack, whose permittivity is temperature-dependent, in order to relieve the temperature increase during SC events. In particular, the standard gate oxide of a commercial 1.2 kV SiC MOSFET was replaced with a stack formed by oxide and a non-linear dielectric, as shown in Fig. 1, in order to counterbalance the current increase due to temperature during short-circuit events.



**Fig. 1.** Cross section of a standard power MOSFET compared with the proposed design, with an oxide/non-linear dielectric stack as gate insulator.

## **Non-Linear Dielectric Modeling**

For non-linear dielectric we mean a dielectric with a temperature-dependent permittivity. This behavior is typical, for example, of ferroelectric materials. A ferroelectric material is characterized by a remanent polarization, whose direction can be modified by applying an external electric field and maintained even if the field is zero. When the temperature of the material overcomes a critical value, called Curie temperature (T<sub>C</sub>), the material loses its ferroelectric properties, and the material goes to a paraelectric state, in which there is no remanent polarization when the applied electric field is zero. More in detail, the behavior of a ferroelectric material is governed by Landau's theory for the dependence of the polarization on the electric field and temperature, and by Curie-Weiss law for the dependence of the permittivity on temperature [7], which is the phenomenon we are interested in. The latter reads as follows:


$$\varepsilon = \lambda \frac{c_{CW}}{T - T_C} \quad with \begin{cases} \lambda = -\frac{1}{2} & for \ T < T_C, \\ \lambda = 1 & for \ T > T_C, \end{cases}$$
 (1)

where T is the temperature of the material,  $T_C$  is the Curie temperature, that is the demarcation temperature between the ferroelectric phase (for  $T<T_C$ ) and the paraelectric phase ( $T>T_C$ ), and  $C_{CW}$  is the material dependent Curie-Weiss constant, which can be different in the ferroelectric phase and paraelectric phase. A suitable material for this kind of application is hafnium oxide ( $HfO_2$ ), which is CMOS-compatible and can be made ferroelectric by doping.  $HfO_2$  is particularly interesting because its  $T_C$  can be tuned by the dopant species, doping concentration, and grain size [8]. Currently, ferroelectric  $HfO_2$  is widely used for nonvolatile direct access memories and negative capacitance field-effect transistors, where  $HfO_2$  is properly doped to achieve a very high  $T_C$  to ensure operation in the ferroelectric phase and take advantage of the hysteretic beahviour of polarization [9].

For our application, we aim to have a  $T_C$  around the operating temperature of the device to benefit from the decreasing permittivity with temperature. Unfortunately, due to the novelty of the concept we are proposing, there is a lack of data in the literature for  $T_C$  in our range of interest. A desirable permittivity profile for our application is that of vinylidene fluoride trifluoroethylene P(VDF-TrFE) [10, 11], as reported in Fig. 2. This material is characterized by a  $T_C$  of 355 K and a  $C_{CW}$  of 3429 K for the ferroelectric phase and 11878 K for the paraelectric phase. However, P(VDF-TrFE) is a polymer compound and cannot withstand the temperatures reached during a typical SC event.

Since this work aims to investigate the effect of the temperature-dependent permittivity itself, the NLD was modelled with the same properties as an oxide but with the permittivity of P(VDF-TrFE). This approach allows us to focus on the impact of temperature-dependent permittivity rather than the specific material.

The capacitance of the NLD/oxide stack, fixing the thickness of the layers, was evaluated with an ac simulation, and it is reported in Fig. 3. As the capacitance is directly proportional to the permittivity, it increases as the temperature increases in the ferroelectric phase and starts to decrease in the paraelectric phase, according to the permittivity behaviour of Fig. 2.



9.0x10<sup>-4</sup> Capacitance per unit area, C/A [fF/µm²] with NLD (tox= 40 nm, tfe= 240 nm) 8.0x10<sup>-4</sup> oxide only (tox=50 nm) 7.0x10<sup>-4</sup> 6.0x10<sup>-4</sup> 5.0x10<sup>-4</sup> 4.0x10<sup>-4</sup> 3.0x10 2.0x10<sup>-4</sup> 300 600 900 1200 1500 Temperature, T [K]

Fig. 2. Relative dielectric permittivity of the ferroelectric material P(VDF-TrFE), used to model the non-linear dielectric. Inset of the figure: general analytical model of the relative dielectric permittivity of a ferroelectric material.

**Fig. 3**. Resulting capacitance of the oxide/NLD stack. The increase of temperature causes an increase of the capacitance exhibited by the stack if T is lower than  $T_C$ ; after  $T_C$ , the capacitance decreases as the temperature increases.


### Structure and Behaviour of the Device with Non-Linear Dielectric Gate Stack


For the simulations, the TCAD model of a commercial C2M0080120D manufactured by CREE, previously calibrated on experimental data [12-14], was used. First of all, the thickness of the materials composing the stack was chosen in order to match the static performance of the proposed device with a reference one, with a standard gate oxide of 50 nm, typical thickness for a 1.2 kV SiC MOSFET. In Figs. 4 and 5 the match of the transfer and output characteristics achieved for an oxide thickness (tox) of 40 nm and a NLD thickness (t<sub>NLD</sub>) of 240 nm is reported, showing a good agreement both in terms of threshold voltage and saturation current. The comparison was conducted at a temperature of 340 K, typical operative temperature in automotive applications.

The switching behavior the proposed device was also simulated with a double pulse test and compared with the standard one. The resulting waveforms are reported in Fig. 6a. A focus on the turn-off and turn-on is also reported in Figs. 6b and 6c, showing a good agreement also of the dynamic behaviour, as confirmed by the value of the turn-off and turn-on energies (E<sub>OFF</sub> and E<sub>ON</sub>), reported in Table 1.

**Table 1.** Comparison turn-off and turn-on energies for proposed and standard structures.


	E <sub>OFF</sub> [µJ]	Εον [μ]]
With NLD	68.5	595
Oxide only	72.8	607





**Fig. 4.** Comparison between isothermal transfer characteristics of the reference MOSFET (with a 50 nm-thick oxide as gate insulator) and the proposed design (with the oxide/NLD stack,  $t_{ox}$ =40 nm and  $t_{NLD}$ =240 nm) at T=340 K ( $V_{DS}$ =20 V).

**Fig. 5**. Comparison between isothermal output characteristics of the standard MOSFET (with a 50 nm thick oxide as gate insulator) and the proposed design (with the oxide/NLD stack,  $t_{\rm OX}$ =40 nm and  $t_{\rm NLD}$ =240 nm) at T=340 K.



**Fig. 6.** Comparison between isothermal dynamic characteristics of the standard MOSFET (with a 50 nm thick oxide as gate insulator) and the proposed design (with the oxide/NLD stack,  $t_{OX}$ =40 nm and  $t_{NLD}$ =240 nm) at T=340 K. (a) whole double pulse test; (b) focus on turn-off; (c) focus on turn-on.

#### **Short-circuit capability**

The improved device was simulated and compared with the standard one during short-circuit conditions using electrothermal mixed-mode simulations [15, 16]. The test was conducted with a  $V_{GS}$  of 18 V and a supply voltage of 800 V, with an on-state time ( $T_{ON}$ ) of 5  $\mu$ s. As shown in Fig. 7a, the proposed structure shows better SC performance, since its maximum temperature is 30% lower than the reference structure (1410 K instead of 1940 K). This behaviour can be justified analyzing the temperature dependence of the permittivity. In Fig. 7b, a focus of the first micro-second of the transient is reported. Up to 0.3  $\mu$ s, the temperature is such that the capacitance of the standard structure is larger than the one of the proposed structure, so the former conduct a larger current. From 0.3  $\mu$ s to 0.8  $\mu$ s the capacitance of the structure with the oxide/NLD stack overcomes that of the only-oxide structure, so the current of the former exceeds the latter, resulting in a larger current peak. Finally, beyond 0.8  $\mu$ s, the capacitance of the proposed structure become lower again, causing its current to decrease more rapidly compared to the standard structure. As the threshold voltage shows no substantial difference between proposed and standard structure (see Fig. 8), the capacitance affects the current conducted through the term  $\mu$ CW/L.




Fig. 7. Short-circuit waveforms for a supply voltage of 800 V applied for  $5 \mu \text{s}$ . (a) whole short-circuit test; (b) focus on the first micro-second.




Fig. 8. Comparison between the threshold voltage of the standard and proposed structure, varying the temperature. The threshold voltage is evaluated as the voltage at which the electron concentration in the channel reaches the dopant concentration for  $V_{DS}$ =0 V.

## **Summary**

In this paper, the effect of a non-linear dielectric gate stack on a 1.2 kV SiC MOSFET is analyzed using TCAD simulations. Starting from a TCAD model of a commercial 1.2 kV SiC MOSFET, the standard gate oxide was replaced by a stack formed by oxide and a non-linear dielectric, whose permittivity varies with temperature. The thicknesses of the layer forming the stack were chosen in order to match the static and dynamic characteristics of the standard device. Simulations shows that, although the standard operation of the device is unchanged, during short-circuit events the oxide/NLD stack device reached a maximum temperature 30% lower than the standard structure, suggesting an improved SC capability.

### References

- [1] Baliga, B. Jayant. "Silicon carbide power devices." Springer Handbook of Semiconductor Devices. Cham: Springer International Publishing, 2022. 491-523.
- [2] A. Borghese et al., "Effect of Parameters Variability on the Performance of SiC MOSFET Modules," in 2018 IEEE International Conference on Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles & International Transportation Electrification Conference (ESARS-ITEC), Nottingham: IEEE, Nov. 2018, pp. 1–5. doi: 10.1109/ESARS-ITEC.2018.8607593.
- [3] A. Borghese, M. Boccarossa, M. Riccio, L. Maresca, G. Breglio, and A. Irace, "Short-circuit and Avalanche Robustness of SiC Power MOSFETs for Aerospace Power Converters," in 2023 IEEE Aerospace Conference, Big Sky, MT, USA: IEEE, Mar. 2023, pp. 1–8. doi: 10.1109/AERO55745.2023.10115580.
- [4] M. De Riso, M. Coppola, S. Daliento, P. Guerriero, and A. Del Pizzo, "Enhanced Control of PV CHB Inverter With Embedded BESS," in 2023 IEEE International Conference on Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles & International Transportation Electrification Conference (ESARS-ITEC), Venice, Italy: IEEE, Mar. 2023, pp. 1–5. doi: 10.1109/ESARS-ITEC57127.2023.10114824.
- [5] F. Richardeau et al., "SiC MOSFETs soft and hard failure modes: functional analysis and structural characterization," in 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), Vienna, Austria: IEEE, Sep. 2020, pp. 170–173. doi: 10.1109/ISPSD46842.2020.9170094.
- [6] F. Richardeau, A. Borghese, A. Castellazzi, A. Irace, V. Chazal, and G. Guibaud, "Effect of gate-source bias voltage and gate-drain leakage current on the short-circuit performance of FTO-type SiC power MOSFETs," in 2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD), Nagoya, Japan: IEEE, May 2021, pp. 255–258. doi: 10.23919/ISPSD50666.2021.9452253.
- [7] "Tagantsev, Alexander K., et al. 'Ferroelectric materials for microwave tunable applications.' Journal of electroceramics 11 (2003): 5-66.".
- [8] M. Hoffmann et al., "Ferroelectric phase transitions in nanoscale HfO 2 films enable giant pyroelectric energy conversion and highly efficient supercapacitors," Nano Energy, vol. 18, pp. 154–164, Nov. 2015, doi: 10.1016/j.nanoen.2015.10.005.
- [9] C. Gastaldi et al., "Intrinsic switching in Si-doped HfO2: A study of Curie–Weiss law and its implications for negative capacitance field-effect transistor," Applied Physics Letters, vol. 118, no. 19, p. 192904, May 2021, doi: 10.1063/5.0052129.
- [10] G. A. Salvatore, L. Lattanzio, D. Bouvet, I. Stolichnov, N. Setter, and A. M. Ionescu, "Ferroelectric transistors with improved characteristics at high temperature," Applied Physics Letters, vol. 97, no. 5, p. 053503, Aug. 2010, doi: 10.1063/1.3467471.
- [11] G. A. Salvatore, L. Lattanzio, D. Bouvet, and A. M. Ionescu, "Modeling the Temperature Dependence of Fe-FET Static Characteristics Based on Landau's Theory," IEEE Trans. Electron Devices, vol. 58, no. 9, pp. 3162–3169, Sep. 2011, doi: 10.1109/TED.2011.2160868.
- [12] G. Romano et al., "Short-circuit failure mechanism of SiC power MOSFETs," in 2015 IEEE 27th International Symposium on Power Semiconductor Devices & IC's (ISPSD), Hong Kong, China: IEEE, May 2015, pp. 345–348. doi: 10.1109/ISPSD.2015.7123460.

- [13] G. Romano et al., "A Comprehensive Study of Short-Circuit Ruggedness of Silicon Carbide Power MOSFETs," IEEE J. Emerg. Sel. Topics Power Electron., vol. 4, no. 3, pp. 978–987, Sep. 2016, doi: 10.1109/JESTPE.2016.2563220.
- [14] M. Boccarossa et al., "Short-Circuit Rugged 1.2 kV SiC MOSFET with a Non-Linear Dielectric Gate Stack," in 2023 35th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Hong Kong: IEEE, May 2023, pp. 354–357. doi: 10.1109/ISPSD57135. 2023.10147604.
- [15] "Synopsys Sentaurus, Sentaurus Device User Guide Version R-2020.09, September 2020."
- [16] M. Boccarossa, A. Borghese, L. Maresca, M. Riccio, G. Breglio, and A. Irace, "TCAD Analysis of the Impact of the Metal-Semiconductor Junction Properties on the Forward Characteristics of MPS/JBS SiC Diodes," in 2022 IEEE Workshop on Wide Bandgap Power Devices and Applications in Europe (WiPDA Europe), Coventry, United Kingdom: IEEE, Sep. 2022, pp. 1–5. doi: 10.1109/WiPDAEurope55971.2022.9936079.