

Table of Contents

Preface

Design Parameters Impact on Electrical Characteristics of 4H-SiC Thyristors with Etched Junction Termination Extension	
K. Kotra, S. Scharnholz, R. Hassdorf, M. Zuvic and K. Hoffmann	1
SiC MOSFETs C-V Capacitance Curves with Negative Biased Drain	
I. Matacena, L. Maresca, M. Riccio, A. Irace, G. Breglio and S. D'Aliento	9
TCAD Modelling of Anisotropic Channel Mobility in 4H-SiC MOSFETs	
H. Dixit, D.J. Lichtenwalner, A. Scholze and S.H. Ryu	15
On the Characterization of 4H-SiC PiN Diodes and JFETs for their Use in High-Voltage Bidirectional Power Devices	
A.B. Renz, Y. Jiang, P.M. Gammon, E. Bashar and J. Bu	21
The 3rd Quadrant Operation of 4th Generation SiC MOSFETs: Recovery Charge & Bipolar Degradation	
Y. Liu, S. Jahdi, M. Hosseinzadehlish, I. Laird, P. Mellor, K. Floros and I. Lüttke	29
Optimizing 1.2 kV SiC Trench MOSFETs for Enhanced Performance and Manufacturing Efficiency	
S.Y. Jang, D.Y. Kim, D.C.Y.B.Y. Mudiyanse, H.J. Lee, C.K. Lee, J.G. Kim, D.K. Kim and W.J. Sung	37
Novel SiC MOSFET Edge-Termination Structure for Electric Field Relaxation Using an Oxide Film along the Trench Surface	
Y. Kimura, T. Tominaga, Y. Fukui, A. Iijima, K. Adachi, F. Yamamoto, Y. Kagawa and K. Kono	45
SiC Schottky-Barrier Diode without Ion-Implanted P-Type Regions	
J. Damcevskaja, S. Dimitrijević, J.S. Han, D. Haasmann and P. Tanner	53
Three Level Pulses to Investigate Gate Switching Instability	
D. Scholten and J. Uschmann	63
DFT Calculations on the Termination of 4H-SiC Non-Polar Surfaces during Photoelectrochemical Pore Formation	
T.Q. Yang, M. Perazzi, C. Zellner, G. Pfusterschmied and U. Schmid	69
TCAD Model Parameter Calibration Strategy for 1200V SiC MOSFET	
J. Lee, J.M. Kim, S.H. Kim, H.B. Lee, Y.C. Kim and H.C. Nah	77
Lifetime Modeling of MOS Based SiC Vertical Power Devices under High Voltage Blocking Stress	
A.K. Biswas, D.J. Lichtenwalner, B. Hull, D.A. Gajewski and S. Ganguly	83