N-Type Silicon Electron Mobility and its Relationship to the Kink Effect for Nano-Scaled SOI NMOS Devices

Article Preview

Abstract:

Electron mobility for the silicon-based devices is one of the most important parameters, which determine the behavior of components. Mobility depends on silicon purity, doping level, presence of lattice defects and electric field in the particular device. These influences are particularly important for the nano-scaled devices since it is much more difficult to control the thickness of the active layer, uniformity of impurity doping and appearance of parasitic bipolar devices and capacitances. We have investigated a relationship between the electron mobility for the silicon based PD (Partially Depleted) SOI (Silicon On Insulator) NMOS (n-type Metal Oxide Semiconductor) Devices and the related kink effect, which appears as a consequence of the charge accumulation at the interface of the Buried Oxide. We relate PD SOI NMOS Device technology parameters to the kink effect and we propose a guiding line for alleviating this effect.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

153-158

Citation:

Online since:

September 2007

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2007 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] G.G. Shahidi: IBM J. Res. & Dev. Vol. 46, No. 2/3 (2002), p.121.

Google Scholar

[2] G.G. Shahidi, et al. IBM DAMOCLES tutorial. Available at: www. research. ibm. com/DAMOCLES/html_file/segii. html.

Google Scholar

[3] H.K. Yu, J.S. Lyu, S.W. Kang and C.K. Kim: IEEE Trans. Electron Devices Vol. 41 (1994), p.726.

Google Scholar

[4] D. Suh and J.G. Fossum: IEEE Trans. Electron Devices Vol. 42 (1995), p.728.

Google Scholar

[5] S.S. Chen and J.B. Kuo: Solid-State Electronics Vol. 41. No. 3 (1997), p.447.

Google Scholar

[6] S. Barraud, L. Clavelier and T. Ernst: Solid State Electronics Vol. 49 (2005), p.1090.

Google Scholar

[7] C. Jacoboni, F. Nava, C. Canali and G. Ottaviani: Phys. Rev. B Vol. 24 (1981), p.1014.

Google Scholar

[8] S. Takagi and A. Toriumi: IEDM Dig. Vol. 71 (1992), p. l.

Google Scholar

[9] S. Selberherr: Analysis and Simulation of Semiconductor Devices (Springer-Verlag, Wien 1984), p.88.

Google Scholar

[10] J.R. Davis, A.E. Glaccum, K. Reeson and P.L.F. Hemment: IEEE Elec. Dev. Let. Vol. 7(10) (1986), p.570.

Google Scholar

[11] M. Sarajlić and R. Ramović: Proc. ETRAN (Budva, Serbia and Montenegro, June 2005).

Google Scholar

[12] G.G. Shahidi, J.D. Warnock, J. Comfort, S. Fischer, P.A. McFarland, A. Acovic, T.L. Chappell, B.A. Chappell, T.H. Ning, C.J. Anderson, R.H. Dennard, J.Y. -C. Sun, M.R. Polcari and B. Davari: IBM J. Res. & Dev. Vol. 39, No. 1/2 (1995), p.229.

DOI: 10.1147/rd.391.0229

Google Scholar