Paper Titles
An Experimental Study on Creep Deformation of PBX with Laser Moiré Interferometry Method
p.1037
Effect of Lid Materials on the Solder Ball Reliability of Thermally Enhanced Flip-Chip Plastic Ball Grid Array Packages
p.1043
Thermal Fatigue Life Prediction of ACF Bonding Flip Chip Packaging
p.1049
Modeling and Analysis of Lead Frame Structure in Electronic Packaging Using Java and ANSYS
p.1055
Stress Engineering of Backend Metallization
p.1061
Processing and Characterization of Graphite Nanofibers Reinforced Aluminum Matrix Composites
p.1067
Dynamic Mechanical Properties of MWNTs/Phenolic Nanocomposites
p.1073
Study on the Mechanical Behavior of Nano Components via MD Simulation
p.1079
Strength of Nanostructured Materials Using a Phase Mixture Model
p.1085

Stress Engineering of Backend Metallization

Article Preview

Abstract:

The backend structures of advanced VLSI (Very-Large Scale Integration) devices have become increasingly complex because of the need to combine several types of dielectric and metal layers in order to enhance device performance and/or reliability. For example, the inter-metal dielectric (IMD) stack of an aluminum-metallization device may consist of high density plasma (HDP) fluorine-doped silicate glass (FSG) for gap fill and RC-delay minimization, plus a silicon-rich oxide (SRO) cap to prevent aluminum attack from fluorine out-diffusion. Depending on the interplay between the tensile stress of the aluminum, and the typically compressive stress of the dielectric stack, the wafer may develop a large bow of either positive or negative sign. A large positive bow may negatively impact wafer handling during processing steps that use vacuum chucking, and can also lead to excessive edge polishing during tungsten and oxide chemical–mechanical planarization (CMP) steps. This paper presents a methodology to reduce final wafer bow from ~+40 to ~-10 micron by a careful selection of SRO deposition conditions to achieve a stress value that results in flatter wafers.

You might also be interested in these eBooks
Fracture and Strength of Solids VI View Preview

Info:

Periodical:

Key Engineering Materials (Volumes 306-308)

Pages:

1061-1066

DOI:

https://doi.org/10.4028/www.scientific.net/KEM.306-308.1061

Citation:

Cite this paper

Online since:

March 2006

Authors:

Chia Lan Goh, Alvaro Maury, Iskandar Idris Yaacob

Keywords:

DF SRO, Fluorine-Doped Silicate Glass FSG, SF SRO Wafer Bow, Silicon-Rich Oxide SRO, VLSI

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

© 2006 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

References

[1] M.S. Kilijanski, Y. -L. Shen: Microelectronics Reliability Vol 42 (2002), pp.259-264.

Google Scholar

[2] Y.L. Cheng, Y.L. Wang, C.P. Liu, Y.L. Wu, K.Y. Lo, C.W. Liu, J.K. Lan, Chyung Ay and M.S. Feng: J. Mater. Chem. and Phys, Vol 83 (2004), pp.150-157.

Google Scholar

[3] Evert P. van de Ven, I-Wen Connick, Alain S. Harrus: Proceedings of the 7 th IEEE VMIC Conference (Jun 1990), pp.194-201.

Google Scholar

[4] E. Eiper, R. Resel, C. Eisenmenger-Sittner, M. Hafok and J. Keckes: J. Powder Diffraction, Vol 19 (2004) pp.74-76.

DOI: 10.1154/1.1649326

Google Scholar

[5] FLX Theory of Operation. doc.

Google Scholar