Papers by Author: Choon Kun Ryu

Paper TitlePage

Abstract: As a design rule of memory devices is scaled down to sub-100 nm, shallow trench isolation (STI) technology is faced with gap-filling problem in case of CVD oxide and O3-TEOS oxide processes. To overcome the gap-filling problem, a perhydropolysilazane (PHPS) based spin-on dielectric (SOD) has been implemented for nanoscale devices because of self-planarization and excellent gap-filling property [1]. However, the stability of the SOD has been concerned about because it has relatively softer and more porous than conventional HDP oxide. In this paper, we report the effect of wet oxidant treatment on the stability of the SOD for STI gap-filling.
193
Abstract: The SC-1 treatment prior to the O3/TEOS CVD was a very effective method for gapfilling the nanoscale trench of the high aspect ratio by improving the adsorption of TEOS precursors onto the wall oxide. It was found that the interval duration after the SC-1 cleaning was a critical parameter for the contact angle and the gapfill performance of the O3/TEOS CVD.
57
Showing 1 to 2 of 2 Paper Titles