[1]
James E. Stine. Digital Computer Arithmetic Datapath Design Using Verilog HDL. Kluwer Academic Publishers. Page 108-112, (2004).
DOI: 10.1007/978-1-4419-8931-4
Google Scholar
[2]
Hooman Nikmehr. Architectures for Floating-Point Division. The University of Adelaide Australia. Page 39, August, (2005).
Google Scholar
[3]
A. Avizienis. Signed-Digit Number Representations for Fast Parallel Arithmetic. IRE Transactions on Electronic Computers, EC-10: 389-400, September (1961).
DOI: 10.1109/tec.1961.5219227
Google Scholar
[4]
P. Soerquist and M. Leeser. Area and performance tradeoffs in floating-point divide and square-root implementations. ACM Computing Surveys(CSUR), 28(3).
DOI: 10.1145/243439.243481
Google Scholar
[5]
Zhongfeng Zhang, Guiying Yao, Discussion on the Method of Improving Efficiency of Small-Sized Motor[J], Explosion-proof Electric Machine Vol. 40: 15-17, May. (2005).
Google Scholar
[6]
Stuart Oberman and Michael J. Flynn. Division Algorithm and Implementations. IEEE Transactions on Computers, 46(8).
Google Scholar
[7]
David L. Harris, Stuart F. Oberman and Mark A. Horowitz. SRT Division Architectures and Implementations. Computer Systems Laboratory Stanford University. Page 1-2, (1997).
DOI: 10.1109/arith.1997.614875
Google Scholar
[8]
S.F. Oberman. Design Issues in High Performance Floating Point Arithmetic Units. PHD thesis, Stanford University, Electrical and Electronic Department, January (1997).
Google Scholar
[9]
T.E. Williams and M. Horowitz. SRT Division Diagrams and Their Usage in Designing Custom Integrated Circuits for Division. Computer Systems Laboratory Department of Electrical Engineering Stanford University. Page 10, November (1986).
Google Scholar