The Design of the Multifunctional Electronic Timing System Based on the Verilog HDL Language

Abstract:

Verilog is the most widely used hardware description language. It can be used in the modeling, synthesis, and simulation stages of the hardware system designing. This thesis is about applying Verilog HDL to design the multifunctional electronic timing system. This system has brought about the timing function, the Alarm clock function, the time checking module, the stop clock module, the exact hour alarming module, the alarm clock’s shielding and alarming function module and the stop clock Prompting function module. The modules which have applied this design can be transplanted to other kinds of electronic control systems conveniently. This system uses the Verilog HDL to design, so it has nothing to do with the craft. It allows us to attain the applicable actual circuit easily without considering much about the details of the gate level and the realization of the craft in the function designing stage and the logic verification stage. We just need to exert different conditions according to the demand of the design of the system.

• Periodical: Applied Mechanics and Materials (Volumes 182-183)
• Pages: 763-767
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.182-183.763
• Online since: June 2012
• Authors: Ming Zhang, Hao Ting Liu, Yu Wang
• Keywords: Hardware Description Language, Max+Plus II, Several Functions, Verilog HDL

References

[1] Yan Ming Hao , The basis of the Digital Electronic Technology , China Higher Education Press, 2005, PP：202-204.

[2] Yang Xin, Xu wei Jun, Chen Xian Yong, Xa Yu Wen. The random excitation on the System Verilog. The integrated circuit of China . October (2007).

[3] Deng Yun Xiang, Men Jin Song , Su Yan Chen. The design of the Digital Electronic based on the Verilog HDL. The Testing Technology of china, March 2005, PP15-18.

[4] He Qing Ping, Liu Zuo Lian, Jiang Jian Jun. the research about comprehensive problem of the Verilog language. The journal of Guangzhou University. May 2006, PP: 28-29.

[5] Yu Feng. The application technology of programmable logic device . China Science Press , (2004).

[6] Wen Guo Zhong. The design of the highly active machine about the status based on the verilog HDL language [J]. electronic engineer, 2006, 06(2), pp: 23-55.