Design and Implementation of OFDM Baseband Transmission System Based on CORDIC Algorithm and Pipeline FFT

Abstract:

This paper designed an OFDM baseband signal transmission system, which adopted CORDIC algorithm, pipeline organization and high-speed floating-point butterfly unit to complete the customized FFT Processor, and the modulation of the signal was realized by enhancing modulation mode (64-QAM) in the adaptive modulation mode. Meanwhile, due to FPGA technology is reconfigurable and parallel, the signal has a higher transmission rate. The system used FPGA resources reasonably and integrated highly, simplifying the complexity of the system; eventually it was adapted to the EP2C35F672C6 chip of Altera, and can be normally operated in the clock frequency of 100 MHz; At the same time, this system the system has high flexibility and generality, simple structure, and good clutter suppression, so it has a certain application prospects.

• Periodical: Applied Mechanics and Materials (Volumes 190-191)
• Pages: 962-967
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.190-191.962
• Online since: July 2012
• Authors: Jun Yang, Hong Wei Ding, Ga Zhao, Ping Ping Shu
• Keywords: CORDIC, FFT, Orthogonal Frequency Division Multiplexing (OFDM)

References

[1] Hou Zhijian, Dong Junjun, Li Jie, Qin Liangqiang. Design and FPGA implement of FFT processor for OFDM system. China Modern Education Equipment,(2010),Vol.21,pp.40-42.

[2] Chaudhari S, Koivunen V, Poor H.V. Autocorrelation-Based Decentralized Sequential Detection of OFDM Signals in Cognitive Radios, IEEE Transactions,(2009).Vol.57(7),p.2690 – 2700.

DOI: 10.1109/tsp.2009.2019176

[3] Hanbo Lee. A High-speed Low-Complexity Reed-Solomon Decoder for Optical Communications, IEEE Transactions, (2005), Vol.52(8), pp.105-109.

[4] Zhang Tian, Wang Zuqinag, Xu Hui. The Research And FPGA Realizing of Improved parallel CORDIC algorithm. Application of Electronic Technique, (2006),Vol.4, pp.106-107.

[5] Tao Jiang, Yiyan Wu. Peak-to-Average Power Ratio Reduction Techniques for OFDM Signals, IEEE Transactions, (2008), Vol.54(2), pp.257-268.

DOI: 10.1109/tbc.2008.915770

[6] Wenk M, Luethi P, Koch T, Maechler P. Hardware platform and implementation of a real-time multi-user MIMO-OFDM testbed, ISCAS 2009,IEEE Transactions,(2009), p.793 – 793.

DOI: 10.1109/iscas.2009.5117872

[7] Jianwei Huang, Subramanian V.G, Agrawal R, Berry R.A. Downlink scheduling and resource allocation for OFDM systems, IEEE Transactions.(2009), Vol.8(1), pp.288-296.

DOI: 10.1109/t-wc.2009.071266

[8] Li Jian. FPGA Design of OFDM Baseband Modem. Northwestern Polytechnical University, (2007).

[9] TANG Zuo-xia，YANG Jun，DONG Yin. A decimal floating-point multiplier based on FPGA and its researc. Journal of Yunnan University,(2010), Vol.32(5), pp.526-531.

[10] Ma Jixiang,DengYong. Implemtation of OFDM Modulation AND Demodulation, Industrial Control Computer, (2010), Vol.23(6), pp.74-78.