Design and Implement of the Reconfigurable Algorithm Based on uC/OS-II

Abstract:

More and more applications need The ability to customize the architecture to match the computation and the data flow of the application, so increasingly new system implementations based on reconfigurable computing are being considered. Reconfigurable computing has potential to accelerate a wide variety of applications; its main feature is the ability to perform computations in hardware to improve performance, while retaining the flexibility of software solutions. An operating system (OS) for reconfigurable computing uses new versions of algorithms for the scheduling, the operating system must decide how to allocate the hardware at run-time based on the status of the system. This paper discusses the scheduling algorithm for reconfigurable computing platform, covers two aspects of reconfigurable computing: architectures and design methods. The tasks are divided into two categories in this survey, consider the issues involved in reusing the configurable hardware during program execution. And improve μC/OS-II to manage the use of reconfigurable resources, responsible for task scheduling, helping the programmer to concentrate more on application development.

• Periodical: Applied Mechanics and Materials (Volumes 198-199)
• Pages: 1372-1377
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.198-199.1372
• Online since: September 2012
• Authors: Shu Ping Le, Zhi Wen Xiong, Hong Zeng
• Keywords: Field-Programmable Gate Array (FPGA), Parallel Computing, Reconfigurable Computing, Scheduling, uC/OS-II

References

[1] Bertin, Roncin and Vuillemin. Programmable Active Memories: A Performance Accessment. Symposium on Research on Integrated Systems, J. IEEE, 1993, 88-102.

[2] Fernando Gehm Moraes and Daniel Mesquita. Development of a Tool-Set for Remote and Partial Reconfiguration of FPGA" C. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition(DATE, 03). (2003).

DOI: 10.1109/date.2003.1253763

[3] Dehon, Wawr ZynekJ. Reconfigurable Computing: What, Why, and Implications for Design Automation, C. Proe. 36th ACM/IEEE Conf. on Design Automation, ACM Press, 1999: 610-61 S.

DOI: 10.1145/309847.310009

[4] David Andrews. Programming Models for Hybrid FPGA-CPU Computational Components: A Missing Link, J. Micro, IEEE Transactions, 2004, 24(4): 42-53.

DOI: 10.1109/mm.2004.36

[5] Herbert walder and Marco Platzner. Reconfigurable Hardware Operating Systems: From Design Concepts to Realizations, C. 3rd International Conference on Engineering of Reconfigurable Systems and Architectures, (2003).

[6] M Vuletid, L Pozzi and P. Ienne, Seamless hardware-software integration in reconfigurable computing systems, C. Design&Test of computers, IEEE22, 102-113.

DOI: 10.1109/mdt.2005.44

[7] ZHOU Bo, WANG Shi-Ji, QIU Wei-Dong, Peng Cheng-Lian. An Operating System Framework for Reconfigurable Systems, J. Computer and Information Technology, 2005. CIT 2005. The Fifth International Conference on 21-23 Sept. 2005 Page(s): 781 – 787.

DOI: 10.1109/cit.2005.75

[8] Prakash and Parker. SOS: Synthesis of Application-Specific Heterogeneous Multiprocessor Systems, J. Parallel and Distributed Computing, 1992, 16: 338-351.

DOI: 10.1016/0743-7315(92)90017-h

[9] Kwok, I Amhad. Dynamic critieal-paht scheduling: an effective technique for all allocation task graphs to multiprocessors, J. IEEE Transactions on Parallel and Distributed Systems. 1996. 7 (5): 506-521.

DOI: 10.1109/71.503776