Parallel Programming Methods Based on the Multi-Core DSP TMS320C6670

Zhi Yong Li; Zhen Liang Ye; Chen Tao Liu

doi:10.4028/www.scientific.net/AMM.198-199.1487

Paper Titles

Toeplitz Robust Noisy Speech Endpoint Detection
p.1462

Research on PageRank Algorithm to Index Pages
p.1469

A Novel Registration Algorithm for Pol-InSAR Images Based on the RVOG Model
p.1475

Three-Dimensional Mesh Model Watermarking Algorithm
p.1481

Parallel Programming Methods Based on the Multi-Core DSP TMS320C6670
p.1487

Blind Equalization Algorithm Based on the Orthogonal Wavelet Transform for SIMO Systems
p.1493

Wavelet Frequency Domain Constant Modulus Blind Equalization Algorithm Based on Fractional Lower Order Statistics
p.1497

Improvement of S/N Ratio of Seismic Data by Multi-Channel Wiener Filter Algorithm
p.1501

The Study on Cloud Computing Resource Allocation Method
p.1506

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 198-199Parallel Programming Methods Based on the...

Parallel Programming Methods Based on the Multi-Core DSP TMS320C6670

Abstract:

While the frame rate is higher and the image size is larger, sequence images processing is harder. Good real-time can be ensured by the multi-core DSP in the embedded image processing system. TMS320C6670 which is the multi-core DSP designed by TI corporation is selected as study object. Based on hardware characteristics analyzed, the Data Flow model is adopted as the multi-core processing model. Two data processing subtasks assigning methods are analyzed by comparing their advantages and disadvantages on the system idle time and memory requirements. The data processing subtask assigning flow is design for a serial sequence images processing example. An inter-core data transfer flow design idea is put forward. Using methods and occasion of two kinds of data buffer establishing techniques is studied and defined. An inter-core notification flow design idea is put forward. Using methods and occasion of three notification methods based on the interrupt controller and the Semaphore2 module is studied and defined.

You might also be interested in these eBooks

Applied Mechanics, Mechatronics Automation & System Simulation

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 198-199)

Pages:

1487-1492

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.198-199.1487

Citation:

Cite this paper

Online since:

September 2012

Authors:

Zhi Yong Li, Zhen Liang Ye, Chen Tao Liu

Keywords:

C6670, Multi-Core, Parallel Programming Methods

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Alain Merigot, Alfredo Petrosino. Parallel processing for image and video processing: Issues and challenges. Parallel Computing, vol. 34, 2008, p.694–699.

DOI: 10.1016/j.parco.2008.09.009

Google Scholar

[2] Wei ming zhou. Multi-core Computing and Programming. Huazhong University of Science and Technology Press. (2009).

Google Scholar

[3] Texas Instruments Incorporated. TMS320C6670 Multicore Fixed and Floating-Point System-on-Chip. Data Manual 2010. http: /www. ti. com/lit.

Google Scholar

[4] David Bell, Greg Wood. Multicore Programming Guide. Communications Infrastructure and Voice/DSP Systems. 2009. http: /www. ti. com/lit.

Google Scholar

[5] KeyStone Architecture Interrupt Controller (INTC) User Guide. 2011. http: /www. ti. com/lit.

Google Scholar

[6] Texas Instruments Incorporated. KeyStone Architecture: Semaphore2 Hardware Module User Guide. 2010. http: /www. ti. com/lit.

Google Scholar