A Novel Method for POP Stacking Warpage

Article Preview

Abstract:

With the miniaturization of portable products, integrate circuit becomes thinner, the effect of warpage on Package-on-Package (POP) stacking assemble on integrate circuit have become more distinct. It will lead to the deformation of the chip substrate and the more serious effectiveness of the solder joint. Consequently, in this paper, a novel method by adding fixed metal pillars in the middle of POP stacking substrates can well suppress warpage problems caused by the uneven heating reflow materials. Finally, this new method is feasible by analyzing the stress of warp model.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

826-829

Citation:

Online since:

November 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Peter Rickert and William Krenik: IEEE Design & Test of Computer. Vol. 23(2006), p.188.

Google Scholar

[2] Das. R. N, Egitto. F. D. et al: ECTC, Newyork, USA (2011), p.619.

Google Scholar

[3] Xiang Qiu and Jun Wang: 11th International Conference on Electronic Packaging Technology& High Density, Xi'an, China. (2010), p.730.

Google Scholar

[4] RongHua Hong and Jun Wang: 11th International Conference on Electronic Packaging Technology& High Density, Xi'an, China. (2010), p.764.

DOI: 10.1109/icept.2010.5582704

Google Scholar

[5] Wei-Shen Kuo, Yuan Lin Tzeng et al: IMPACT, Orlando, FL (2007), p.343.

Google Scholar

[6] Bin Zhou, Baojun Qiu and Yunfei En: 11th International Conference on Electronic Packaging Technology& High Density, Xi'an, China (2010), p.617.

Google Scholar