A Novel Hardware Implementation for Specular Intensity of Phong Shading Used in Embedded Graphic Applications

Article Preview

Abstract:

In this paper we propose a novel hardware implementation applied in embedded system for the power computation of specular term of Phong shading. Based on piecewise linear approximation, the power unit is implemented with SMIC 0.18μm CMOS technology and can complete 50 million power computation per second with the maximum approximation error of 0.00141 when the exponent of power is 20. The area cost is 12.3K gates. The maximum RGB color error of generated graphics is only 1 resulting in no visual difference compared with graphics generated by software.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1146-1149

Citation:

Online since:

November 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] B. -G. Nam, H. -J. Yoo. An embedded stream processor core based on logarithmic arithmetic for a low power 3-D graphics SoC. IEEE J. Solid-State Circuits, vol. 44, no. 5(2007), pp.1554-1570.

DOI: 10.1109/jssc.2009.2016698

Google Scholar

[2] Hyun-Chul Shin, Jin-Aeon Lee, Lee-Sup Kim. A Hardware Cost Minimized Fast Phong Shader. IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 9, no. 2(2001), pp.297-304.

DOI: 10.1109/92.924048

Google Scholar

[3] Young-Su Kwon, In-Cheol Park, Chong-Min Kyung. A Hardware Accelerator for the Specular Intensity of Phong Illumination Model in 3-Dimensional Graphics. Proc. Asia and South Pacific Design Automation Conference(2000).

DOI: 10.1109/aspdac.2000.835163

Google Scholar

[4] Hyun-Chul Shin, Jin-Aeon Lee, Lee-Sup Kim. A Minimized Hardware Architecture of Fast Phong Shader Using Taylor Series Approximation in 3D Graphics. Proc. International Conference on Computer Design(1998).

DOI: 10.1109/iccd.1998.727063

Google Scholar

[5] Mitchell, John N. Computer Multiplication and Division Using Binary Logarithms. IRE Trans. Electronic computers, vol. 11(1962), pp.512-517.

DOI: 10.1109/tec.1962.5219391

Google Scholar

[6] Hyejung Kim, Byeong-Gyu Nam, et. al. A 231-MHz, 2. 18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System. IEEE J. Solid-State Circuit, vol. 41, no. 11(2006).

DOI: 10.1109/jssc.2006.882887

Google Scholar