Design and Implementation of Configurable FFT/IFFT Soft-Core Based on FPGA

Abstract:

As a Basic Transforming Operation between Time Field and Frequency Field, FFT Has Been Widely Used in Detection, Telecommunication, Signal Processing, Multimedia Communication Etc. the Implementation of the FFT Algorithms on FPGA Is Always the Hot Research Spots. in Order to Overcome the Shortcomings on the FPGA Resource Reusability Used in FFT Algorithm, this Article Discusses a New Configurable and High Efficient FFT/IFFT Soft-core Solution. the FFT/IFFT Soft-core Adopts Radix-2² Algorithm and Single-Path Delay Feedback (SDF) Pipeline Structure. its Configurable Factors Include: FFT/IFFT, FFT Points (2ⁿ, [3,12] ), Fixed-point Bit Width, Clock Delay of Complex Multiplier. the Design Takes FPGA Chip Stratix II EP2S130F780C4 as Hardware Platform, and the Complete Simulation and Synthesis Is Taken. the Maximum Operating Frequency Is up to 306.30MHz. if 300MHz Clock Frequency Used, 4096-point FFT Could Be Realized in 26.73us, and the Consumption of Memory Resources Is only 148Kbit. Compared with Altera FFT IP-core, Our FFT/IFFT Soft-core Has a Little Bit Longer Computing Time (0.6%). however, the LE Resource Consumption Is only 79% of Altera FFT IP-core. Platform, and the Complete Simulation and Synthesis Is Taken. the Maximum Operating Frequency Is up to 306.30MHz. if 300MHz Clock Frequency Used, 4096-point FFT Could Be Realized in 26.73us, and the Consumption of Memory Resources Is only 148Kbit. Compared with Altera FFT IP-core, Our FFT/IFFT Soft-core Has a Little Bit Longer Computing Time (0.6%). however, the LE Resource Consumption Is only 79% of Altera FFT IP-core.

• Periodical: Applied Mechanics and Materials (Volumes 241-244)
• Pages: 2901-2909
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.241-244.2901
• Online since: December 2012
• Authors: Gui Gen Zeng, Jiang Zhe Ren
• Keywords: Configurable, FFT/IFFT, Field-Programmable Gate Array (FPGA), Ip Core, Pipeline

References

[1] S. He and M. Torkelson: Designing pipeline FFT processor for OFDM (de)modulation, p.257–262, (1998).

DOI: 10.1109/issse.1998.738077

[2] C. S. Burrus: Index mapping for multidimensional formulation of the DIT and convolution, pp.239-242, (1977).

[3] L.R. Rabiner and B. Gold: Theory and Application of Digital Signal Processing,. Prentice-Hall, (1975).

[4] Swedish patent application No. 95/01371, (1995).

[5] S. Lee and S.C. Park: Modified SDF architecture for mixed DIF/DIT FFT, p.2590–2593, (2007).

DOI: 10.1109/iscas.2007.377845

[6] Y. W. Lin, H. Y. Liu, and C. Y. Lee: A dynamic scaling FFT processor for DVB-T applications, p.2005–2013, (2004).

[7] T. Lenart and V. Owall: Architectures for dynamic data scaling in 2/4/8 K pipeline FFT cores, p.1286–1290, (2006).

DOI: 10.1109/tvlsi.2006.886407

[8] FFT MegaCore Function User Guide. www. altera. com. (2006).

[9] S. He and M. Torkelson A New Approach to Pipeline FFT Processor, Proceedings of the IPPS, (1996).

[10] K. Nakos, D. Reisis, N. Vlassopoulos, Addressing Technique for Parallel Memory Accessing in Radix-2 FFT Processors, ICECS, pp.52-56, (2008).

DOI: 10.1109/icecs.2008.4674789

[11] T. H. Yu, C. Z. Zhan, Y. J. Cho, C. L. Yu, and A. Y. Wu, Efficient fast Fourier transform processor design for DVB-H system, in Proc. 18th VLSI/CAD Symp., p.65–68, (2007).

[12] C. T. Lin, Y. C. Yu, and L. D. Fan, A low-power 64-point FFT/IFFT design for IEEE 802. 11a WLAN application, in Proc. IEEE Int. Conf. Circuits Syst. p.4523–4526, (2006).

DOI: 10.1109/iscas.2006.1693635

[13] S Sukhsawas and K Benkrid, A High-level Implementation of a High Performance Pipeline FFT on Virtex-E FPGAs, pages 229–232, (2004).

DOI: 10.1109/isvlsi.2004.1339538

[14] John F. Wakerly, Digital Design Principles and Practices, Pearson Education, (2006).