Data Convert and Load to Link Port Based on FPGA

Qian Bao Qiu; Yu Jin Ling; Yu Sun

doi:10.4028/www.scientific.net/AMM.263-266.143

Paper Titles

A Data Pretreatment Method about Power System Load Modeling
p.125

Additive-Accelerated Hazard Ratio Model for Multiple Type Recurrent Events Gap Time
p.131

An Improved Direction-of-Arrival Estimation Method Based on Sparse Reconstruction
p.135

Correlation Analyzer Project for Teaching Digital Signal Processing with MATLAB and DSP Processor
p.139

Data Convert and Load to Link Port Based on FPGA
p.143

Design of Multi-Parameter Psychophysiological Feedback Analysis System
p.147

Design of Small Step Frequency Conversion Module in S Band
p.152

New DOA Estimation Method for Wideband Coherent Signals in the Presence of Correlated Noise
p.157

New Sufficient Conditions on H_∞ Filter Design for Nonlinear T-S Fuzzy Systems with Time Delays
p.162

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 263-266Data Convert and Load to Link Port Based on FPGA

Data Convert and Load to Link Port Based on FPGA

Abstract:

Introduced the design and realization method about the serial data converted and loaded to ADSP TS101 Link Port. According to the serial data transmission protocol and practical application, it used UART method to receive differential serial data. According to Link Port communication protocol designed a sequence to load data. It designed that serial data converted and loaded to Link Port based on FPGA. Researched the method based on hardware circuit designing and realization. According to the UART and Link Port protocol, the software was designed to realize demanding function. The practical application shows that this method can reliably achieved the foundations of serial data converted and loaded to Link Port. It has not carried out any data loss, distortion, or other phenomenon.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 263-266)

Pages:

143-146

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.263-266.143

Citation:

Cite this paper

Online since:

December 2012

Authors:

Qian Bao Qiu, Yu Jin Ling, Yu Sun

Keywords:

Differential Transmission, Field-Programmable Gate Array (FPGA), Link Port, UART

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Analog Devices Corporation: TigerSHARC DSP Hardware Manual. 2002.3

Google Scholar

[2] Chen Wang, Haining Cai, in: Altera FPGA/CPLD Designs (Entry Level). Second Edit, POSTS & TELECOM PRESS, Beijing(2011), in press. In Chinese.

Google Scholar

[3] Xilinx, Inc.: Spartan-3E FPGA Family: Complete Data Sheet. 2006.9

Google Scholar

[4] Ge Wu, in: Verilog HDL and Digital System Design concise tutorial, edit by POSTS & TELECOM PRESS, Beijing(2009), in press. In Chinese.

Google Scholar

[5] Yulan Guo, Jianping Ou. Information and Electronic Engineering, Vol. 7, No.3, Jun. 2009. p.169

Google Scholar

[6] Jijin Xia, Zhihong Fang. Computer Technology and Its Application, Vol. 36, No. 9, 2010. p.142

Google Scholar

[7] Shizhe Tang, Jian Li, Dianzhu Guan, in: Xilinx ISE-Based FPGA/CPLD Designs and Application, edited by PUBLISHING HOUSE OF ELECTRONICS INDUSTRY, Beijing(2009), in press. In Chinese.

Google Scholar