Experimental Testing and Finite Element Modeling of Bump Wafer Probing

Article Preview

Abstract:

The purpose of this paper is mainly to develop a method to simulate the bump height variation and probe mark profile for Eutectic (Sn63/ Pb37) bump wafer probing with continuing-touchdown probing. Certainly, the bump height variation and probe mark area on the solder bump influence the quality of the wafer probing and further impacts reliability of the packaging process after wafer probing to cause issues of cold-joint and needle damage. A three-dimensional computational model of was developed to analyze the contact phenomena between the vertical needle and the solder bump. Finite element simulation software, ANSYS, is used to analyze the loading force distributed on the vertical needle with various overdrives. In addition, the results of the bump height variation and probe mark area, which predicted by the finite element method (FEM), were verified against the on-line experimental results. Finally, the results predicted by the finite element model is consistent with experimental results and the numerical method presented in the paper can be used as a useful evaluating method to support the choice of suitable probe geometry and wafer probe testing parameters.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

748-753

Citation:

Online since:

January 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] F. L. Taber, An Introduction to Area Array Probing, in Proc. of the International Conference IEEE Southwest Test Workshop, 1998, pp.277-281.

Google Scholar

[2] M. Beiley, J. Leung & S. S. Wong, A Micro-machined Array Probe Card Fabrication Process, IEEE Transactions on components, package and manufacturing technology, Vol. 18, No. 1, 1995, pp.179-183.

DOI: 10.1109/96.365506

Google Scholar

[3] K. F. Zimmermann, Si Probe-A New Technology for Wafer Probing, in Proc. of the International Conference IEEE Southwest Test Workshop, 1995, pp.106-112.

Google Scholar

[4] B. Pardee & B. Fulton, Using MLO Packages to Build Vertical Probe Space Transformers, in Proc. of the International Conference IEEE Southwest Test Workshop, 2002, pp.1-25.

Google Scholar

[5] H. Y. Chang, W. F. Pan, C. C. Wang, Y. C. Taso & J. S. Chiang, Electrical Characterization of Micro Spring Probe Card for Wafer Level Testing, In Proc. of ICEP (9th International Conference on Electronics Packaging), Kyoto, Japan, 2009, pp.1-6.

Google Scholar

[6] Palladium Alloy and Beryllium-Copper Probe Needles. Advanced Probing Systems, Inc., Boulder, CO [Online]. Available: http: /www. advancedprobing. com.

Google Scholar

[7] H. Y. Chang, W. F. Pan & S. M. Lin, Experimental and Theoretical Investigation of Vertical Probe Contact Behavior of Wafer Level Probing, IEEE Transactions on Electronics Packaging Manufacturing , Vol. 2, No. 4, 2012, pp.710-718.

DOI: 10.1109/tcpmt.2012.2184121

Google Scholar

[8] Probe Needles for Wafer Sort and Test Applications. Advanced Probing Systems, Inc. Available: http: / www. advancedprobing. com/, (2002).

Google Scholar