A Single-Phase Energy-Recovery Register Using Drowsy Cache and MTCMOS Techniques for Leakage Reductions

Hong Li; Jia Guo Zhu; Jian Ping Hu

doi:10.4028/www.scientific.net/AMM.29-32.1937

Paper Titles

Thermoelectric Properties of C-Axis-Oriented Ca₃Co₄O_9+δ Films Grown on MgO-Buffered Si (100) by PLD Technique
p.1913

P-Type ECRL Circuits for Gate-Leakage Reduction in Nanometer CMOS Processes with Gate Oxide Materials
p.1919

Laser Beam Shapers Applied in the Laser Micro-Jet Processing
p.1925

A New P-Type Clocked Adiabatic Logic for Nanometer CMOS Processes with Gate Oxide Materials
p.1930

A Single-Phase Energy-Recovery Register Using Drowsy Cache and MTCMOS Techniques for Leakage Reductions
p.1937

Using Orthogonal Design in Optimizing Parameters for Bubble Electrospinning of Polyvinyl Alcohol (PVA) Nanofibers
p.1943

Analyzing of Functionally Graded Materials by Discrete Element Method
p.1948

Generalized Thermoelastic Responses of Functionally Graded Materials
p.1954

Design and Analysis of Agricultural Remote Monitoring System Based on ZigBee and Embedded Technology
p.1963

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 29-32A Single-Phase Energy-Recovery Register Using...

A Single-Phase Energy-Recovery Register Using Drowsy Cache and MTCMOS Techniques for Leakage Reductions

Abstract:

With rapid technology scaling, the leakage dissipation is becoming a major source in CMOS circuits because of the increasing sub-threshold and gate leakage current in nanometer CMOS processes. This paper presents an adiabatic register file based on improved CAL (Clocked Adiabatic Logic) using MTCMOS power-gating and drowsy cache techniques to reduce both sub-threshold leakage and gate oxide leakage current dissipations. A 32 X 32 single-phase adiabatic register file are verified using HSPICE. BSIM4 model is adopted to reflect leakage currents in nanometer CMOS processes with gate oxide materials. Simulation results show that leakage losses are greatly reduced.