Design of Network Adapter Compatible OCP for High-Throughput NOC

Abstract:

Network adapter is one of the most important components of NOC which is recommended to be used in present and future SOCs. In this paper, a network adapter compatible with OCP interface protocol is designed to enable the integration of IP cores from different providers into an on-chip interconnection network. In order to tradeoff communication performance with complication, the design of network adapter is based on a single global address space and supports burst transmission and virtual channel technology. With the goal of reducing transport latency, the processes of encapsulation and decapsulation are executing simultaneously with packet transmitting and receiving. Considering the simulation result, the network adapter presented in this paper gets satisfactory performance.

• Periodical: Applied Mechanics and Materials (Volumes 313-314)
• Pages: 1341-1346
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.313-314.1341
• Online since: March 2013
• Authors: Jian Wang, Zhi Jia Yang
• Keywords: Adapter, Burst Transmission, Network on Chip, OCP Interface Protocol, Virtual Channel

References

[1] A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg and D. Lindqvist, "Network on Chip: An Architecture for Billion Transistor Era", in Proc. of the IEEE NorChip Conference, (2000), p.166

[2] W. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks", in Proc. of DAC, (2001), p.684

DOI: 10.1145/378239.379048

[3] L. Benini and G. de Micheli, "Networks on chips: A new SoC paradigm", IEEE Computer, vol.35, Issue 1, (2002), p.70

DOI: 10.1109/2.976921

[4] L. Benini and G. De Micheli, Networks on chips: technology and tools, Morgan Kaufmann Publishers, (2006), p.213

[5] A. Radulescu, J. Dielissen, K. Goossens, E. Rijpkema and P. Wielage, "An Efficient On-Chip Network Interface Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration", Proceedings of the Design, Automation and Test in Europe, vol.2, (2004), p.878

DOI: 10.1109/date.2004.1268998

[6] S.Stergiou, F. Angiolini, S. Carta, L. Raffo, D. Bertozzi and G. de Micheli, "Xpipes Lite: A Synthesis Oriented Design Library For Networks on Chips", Proceedings of the conference on Design, Automation and Test in Europe, vol. 2, (2005), p.1188

DOI: 10.1109/date.2005.1

[7] P. Bhojwani and R. N. Mahapatra, "Core Network Interface Architecture and Latency Constrained On-Chip Communication", Proceedings of the 7th International Symposium on Quality Electronic Design, (2006), p.358

DOI: 10.1109/isqed.2006.41

[8] E. Carara, A. Mello and F. Moraes, "Communication Models in Networks-on-Chip", Proceedings of the 18th IEEE/IFIP International Workshop on Rapid System Prototyping, (2007), p.57

DOI: 10.1109/rsp.2007.17