Vehicle State and Friction Force Estimation Based on FPGA

Article Preview

Abstract:

In order to improve the computational performance of the nonlinear observer for vehicle state and friction force estimation, two novel implementation schemes in Verilog Hardware Description Language (HDL) and System on Programmable Chip (SoPC) is proposed based on Field Programmable Gate Array (FPGA). Firstly, the parallelism analysis of the vehicle state and friction force estimation algorithm is provided. Then, the Verilog HDL and SoPC implementation schemes are presented respectively based on the analysis results. Finally, a testing platform is built to evaluate the functionality and the computational performance of the implementation schemes. The experimental results show that the proposed schemes all have high precision and computational efficiency for vehicle state and friction force estimation.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

999-1002

Citation:

Online since:

July 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] A.T. van Zanten. SAE. 2000-01-1633.

Google Scholar

[2] C.K. Song, M. Uchanski, and J.K. Hedrick. SAE, 2002-01-2229.

Google Scholar

[4] M.A. Wilkin, D.C. Crolla, M.C. Levesley, and W.J. Manning. SAE, 2005-01-0402.

Google Scholar

[5] M. Hiemer, A. von Vietinghoff, U. Kiencke, and T. Matsunaga. SAE, 2005-01-0400.

Google Scholar

[6] J. Stéphant, A. Charara, and D. Meizel. Control Engineering Practice. Vol. 15 (7), p.803, (2007).

Google Scholar

[7] Linhui Zhao, Zhiyuan Liu, Hong Chen. Vehicle State and Friction Force Estimation Using Nonlinear Observer Strategies. Chinese Control Conference, pp.667-671, (2008).

DOI: 10.1109/chicc.2008.4605596

Google Scholar

[8] Zengben Jia, Haiyan Zhao, Xiaohua Xie. Design and implementation of the vehicle velocity estimator based on FPGA (In Chinese). Chinese Control Conference, pp.232-261, (2010).

Google Scholar