Study on Signal Integrity Simulation for High Speed Serial Rapid IO

Article Preview

Abstract:

With the increases of signal transmission rate in digital systems, the signal integrity becomes increasingly important in high-speed circuit design. During the hardware design of high-speed serial Rapid IO, signal integrity simulation of 5Gbps high-speed serial bus had been carried out by using Channel Analysis tools. Reliable data was formed by effectively analysis and evaluation of pre-simulation, the signal quality of high-speed serial Rapid IO was verified by post-simulation. The non-ideal design parameters were optimized by referring to the effective data obtained in pre-simulation. Signal quality has been greatly improved by parameters optimization. Signal integrity simulation analysis and verification of serial Rapid IO provides strong support for the design and significantly improves the efficiency of hardware design.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

881-886

Citation:

Online since:

July 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] E. Bogatin (2005) Signal Integrity: Simplified. Publishing house of Electronic Industry, Beijing 20-21.

Google Scholar

[2] Xilinx Instruments (2008) Virtex-5 FPGA Rocket IO GTX Transceiver User Guide. www. xilinx. com. UG198(V2. 1) 2(6): 166–167.

Google Scholar

[3] H. Y. Hou (2008) Signal Integrity Simulation of Rapid IO High Speed Serial Bus, Telecommunication Engineering 3(5): 67-70.

Google Scholar

[4] Xilinx Instruments (2010) Virtex-5 FPGA Rocket IO GTX Transceiver IBIS-AMI Signal Integrity Simulation kit User Guide. www. xilinx. com. UG588(V1. 1), February 12, 10–12.

Google Scholar

[5] J. Hu, J. W. Li, Y. S. Cao (2009) SI Analysis and Design of the Gaps Serial Link, Computer Engineer & Science, 7th end 4(4): 861-864.

Google Scholar

[6] Y. Li, P. M. Wu, X. M. Kou (2011) Signal Integrity Simulation of High Speed Serial Rapid IO Bus Backboard", Torpedo Technology 6(8): 566-577.

Google Scholar