One Kind of Data Acquisition System Used in PC104 Embedded Navigation Computer

Article Preview

Abstract:

In order to meet requirements of real-time dynamic navigation system, one multi-channels synchronization data acquisition system was designed based on PC104 bus. It can achieve simultaneous sampling of multiple channels data in one conversion cycle of ADC. The logic control is performed by FPGA, FIFO integrated by FPGA is used as buffer, so we can use resources of FPGA in large. At the same time, this design simplified the hardware circuit and improved circuit configuration flexibility. Using interrupt mode to read data into the FIFO, so it enhanced the data acquisition speed and reduced the burden on the navigation computer. Tests proved this system is efficient and feasible.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

24-27

Citation:

Online since:

August 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Z. Zhiliang, Z. Pizhuang, The Research and Realization of Data Acquisition base on PC104 Embedded System, Microcomputer Information, Vol. 23, No. 2, pp.60-62, (2007).

Google Scholar

[2] Y. Shidong, Study of an 16-Channel-synchronization DAQ Based on PC104, Foretgn Electronig Measurement Technology, Vol. 2, pp.39-42, (2005).

Google Scholar

[3] N. Hachelef, P. Lavoie, D. Li and R. Landry, Experiments of Low-cost INS/GPS Navigation Platform Based on PC104,. 20th International technical meeting of the Satellite Division of the Institute of Navigation, pp.1445-1450, (2007).

DOI: 10.5081/jgps.6.1.80

Google Scholar

[4] M. Youchun, Z. Tao and L. Jinming, Application of FIFO Integrated by FPGA in High Overload Storage Measurement System, Chinese Journal of Scientific Instrument, Vol. 27, No. 6, pp.2350-2351, 2388, (2006).

Google Scholar

[5] W. Jianqiu, L. Xiaoyang, Design Of An Aeronautical Testing System Based On PC104 Bus, Eelectronic Technology. Vol. 29, No. 5, pp.267-268, (2002).

Google Scholar

[6] Y. Yiming, W. Guan. Verilog Design for CPLD/FPGA. China Machine Press, (2009).

Google Scholar