A Novel Quasi-Cyclic LDPC Codes Construction Method for High-Speed Parallel Decoding

Abstract:

The decoding parallelism of quasi-cyclic low density parity check (QC-LDPC) codes, an important realization factor of LDPC codes, is limited by the block size. Joint row-column (JRC) decoding algorithm, an efficient decoding technique having low computation cost and small iteration number, also suffers from the decoding parallelism limitation in QC-LDPC application. In this paper, a novel LDPC-code construction method is presented and validated. This method constructs the row sets to eliminate the data access conflicts, and it clearly enhances the decoding parallelism while avoids any degradation of bit error rate (BER) performance.

• Periodical: Applied Mechanics and Materials (Volumes 347-350)
• Pages: 3702-3707
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.347-350.3702
• Online since: August 2013
• Authors: Ming Ke Dong, Da Wang, Ya Dan Zheng, Shang Zhu Wu, Hai Ge Xiang
• Keywords: Block Progressive Edge-Growth (BPEG), Joint Row-Column (JRC) Decoding, Quasi-Cyclic Low Density Parity Check (QC-LDPC) Codes

References

[1] F. R. Kschischang, B. J. Frey, H. A. Loeliger. Factor graphs and the sum-product algorithm, IEEE Trans on Information Theory, vol. 47, pp.498-519, Feb. (2001).

DOI: 10.1109/18.910572

[2] J. Chen, A. Dholakia, E. Eleftheriou, et al. Reduced-complexity decoding of LDPC codes, IEEE Trans On Communications, vol. 53, pp.1288-1299, Jul. (2005).

DOI: 10.1109/tcomm.2005.852852

[3] Z. He, S. Roy, P. Fortier, FPGA implementation of LDPC decoders based on joint row-column decoding algorithm, IEEE International Symposium on Circuits and Systems, pp.1653-1656, May. (2007).

DOI: 10.1109/iscas.2007.378837

[4] J. Jin, C. Tsui, An energy efficient layered decoding architecture for LDPC decoder, IEEE Trans on VLSI Systems, vol. 18, pp.1185-1195, Aug. (2010).

DOI: 10.1109/tvlsi.2009.2021479

[5] Z. Wang, Z. Cui, J. Sha, VLSI design for low-density parity-check code decoding, IEEE Circuits and Systems Magazine, vol. 11, issue 1, pp.52-69, Firstquarter, (2011).

DOI: 10.1109/mcas.2010.939785

[6] Y. Chen, X. Chen, Y. Zhao, et al. Design and implementation of multi-mode QC-LDPC decoder, Proceedings of 12th IEEE International Conference on Communication Technology, Nanjing, China, 2010. pp.1145-1148.

DOI: 10.1109/icct.2010.5688680

[7] W. Guan, M. Dong, H. Xiang, Design of LDPC Coder-Decoder Based on Cyclic Shift Matrices, Journal Of Applied Sciences, vo. 27, issue 2, pp.117-123, (2009).

[8] IEEE-SA. IEEE 802. 16E, IEEE standard for local and metropolitan area networks part 16: air interface for broadband wireless access systems, URL: http: /standards. ieee. org/getieee802/ download/802. 16-2009. pdf.

DOI: 10.1109/ieeestd.2009.5062485

[9] ETSI, Second generation framing structure, channel coding and modulation system for broadcasting, interactive services, news gathering and other broadband satellite applications, URL: http: /pda. etsi. org/ exchangefolder /en_302307v010201p. pdf.

[10] M. Eroz, F. W. Sun, L. N. Lee, An innovative low-density parity-check code design with near-shannon-limit performance and simple implementation, IEEE Trans on Communications, vol. 54, issue 1, pp.13-17, Jan. (2006).

DOI: 10.1109/tcomm.2005.861681

[11] H. Qiao, W. Guan, M. Dong, A Modified QC-LDPC codes Construction Method, Journal of Electronics and Information Technology, vol. 30, issue 10, pp.2384-2387, (2008).

DOI: 10.3724/sp.j.1146.2007.00526

[12] M. Xu, J. Wu, M. Zhang, A modified offset min-sum decoding algorithm for LDPC codes, Proceedings of 3rd IEEE International Conference on Computer Science and Information Technology, Chengdu, China, vol. 3, p.19–22, Jul. (2010).

DOI: 10.1109/iccsit.2010.5564884

[13] S. Y. Chung, T. J. Richardson, R. L. Urbanke, Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation, IEEE Trans on Information Theory, vol. 47, issue 2, pp.657-670, Feb. (2001).

DOI: 10.1109/18.910580