A Design of High Speed Data Acquisition and Storage System

Yun Peng Li

doi:10.4028/www.scientific.net/AMM.367.541

Paper Titles

Design of A Filtering Algorithm Based on FOG SINS /GPS/DR
p.499

Analytic Solution to a Virus Infection Model
p.503

Research on Reginal Agricultural Information Technology System Construction - Take Shandong Province as Example
p.508

A Study on Grid-Based Geography Visualization Environment
p.513

Design of Locomotive Network Test Platform Based on WorldFIP
p.518

Design of Interactive Virtual Laboratory Based on VRML Technology
p.523

Application of Extended Kalman Filter Algorithm in SDINS/GPS Integrated Inertial Navigation System
p.528

Energy-Aware Chaotic Communication in Wireless Sensor Network
p.536

A Design of High Speed Data Acquisition and Storage System
p.541

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 367A Design of High Speed Data Acquisition and...

A Design of High Speed Data Acquisition and Storage System

Abstract:

This article focuses on research and implementation of a kind of solid storage system that is based on NAND flash which can store the data with high speed and huge capacity. A design with quad 1.25Gsps ADC and flash storage array with 1TB is demonstrated in the paper. The design is applied widely in many fields such as radar, communication and speech recognition. The detail of hardware development is also introduced in the thesis. In addition, a method is discussed to approve the reading and writing bandwidth by parallel operations on multiple pieces of flash. By using the method, the data bandwidth is arrived 6GB/S.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 367)

Pages:

541-543

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.367.541

Citation:

Cite this paper

Online since:

August 2013

Authors:

Yun Peng Li

Keywords:

ADC, Flash Storage Array, High Speed Data Acquisition, Storage System

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] White Paper: Lowering Power at 28 nm with Xilinx 7 Series FPGAs. Xilinx Corporation. 2011. 6.

Google Scholar

[2] EV10AQ190 Low Power Quad 10-Bit 1. 25Gsps Datasheet. E2V Semiconductor Corporation. 2009. 2.

Google Scholar

[3] K9W8G08U1M Advance FLASH Memory Datasheet. SAMSUNG Electronics 2005. 11.

Google Scholar

[4] Takeshi Sasada, Satoshi Ichikawa, Mlasashi Shirakura, High-Speed 200Gbytes Data Recorder Utilizing the 512Mbits SDRAM and CompactPCI Bus, 22"d AIAA International Communications Satellite Systems Conference & Elhibit. 12 May 2004, Monterey, California.

DOI: 10.2514/6.2004-3136

Google Scholar

[5] Hansoo Kim and In-Cheol Park. High-Performance and Low-Power Memory Interface Architecture for Video Processing Applications. IEEE Transactions on Circuits and systems for Video Technology. VoL. ll, No. 11，November (2001).

DOI: 10.1109/76.964782

Google Scholar