A 10T Cell Design without Half Select Problem for Bit-Interleaving Architecture in 65nm CMOS

Abstract:

With the scaling of process technologies into the nanometer regime, multiple-bit soft error problem becomes more serious. In order to improve the reliability and yield of SRAM, bit-interleaving architecture which integrated with error correction codes (ECC) is commonly used. However, this leads to the half select problem, which involves two aspects: the half select disturb and the additional power caused by half-selected cells. In this paper, we propose a new 10T cell to allow the bit-interleaving array while completely eliminating the half select problem, thus allowing low-power and low-voltage operation. In addition, the RSNM and WM of our proposed 10T cell are improved by 21% and nearly one times, respectively, as compared to the conventional 6T SRAM cell in SMIC 65nm CMOS technology. We also conduct a comparison with the conventional 6T cell about the leakage simulation results, which show 14% of leakage saving in the proposed 10T cell.

• Periodical: Applied Mechanics and Materials (Volumes 373-375)
• Pages: 1607-1611
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.373-375.1607
• Online since: August 2013
• Authors: Hong Gang Zhou, Shou Biao Tan, Qiang Song, Chun Yu Peng
• Keywords: Bit-Interleaving, Half Select Problem, Multiple-Bit Soft Error

References

[1] P. Hazucha, T. Karnik, J. Maiz, S. Walstra, B. Bloechel, J. Tschanz, G. Dermer, S. Hareland, P. Armstrong, and S. Borkar, Neutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0. 25-μ m to 90-nm generation, " in Electron Devices Meeting, 2003. IEDM , 03 Technical Digest. IEEE International, 2003, p.21.

DOI: 10.1109/iedm.2003.1269336

[2] J. Maiz, S. Hareland, K. Zhang, and P. Armstrong, Characterization of multi-bit soft error events in advanced SRAMs, " in Electron Devices Meeting, 2003. IEDM , 03 Technical Digest. IEEE International, 2003, p.21. 4. 1-21. 4. 4.

DOI: 10.1109/iedm.2003.1269335

[3] K. Jangwoo, N. Hardavellas, M. Ken, B. Falsafi, and J. C. Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, in Microarchitecture, 2007. MICRO 2007. 40th Annual IEEE/ACM International Symposium on, 2007, pp.197-209.

DOI: 10.1109/micro.2007.19

[4] C. Ik-Joon, K. Jae-Joon, P. Sang Phill, and K. Roy, A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS, Solid-State Circuits, IEEE Journal of, vol. 44, pp.650-658, (2009).

DOI: 10.1109/jssc.2008.2011972

[5] Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto, An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design under DVS Environment, in VLSI Circuits, 2007 IEEE Symposium on, 2007, pp.256-257.

DOI: 10.1109/vlsic.2007.4342741

[6] M. E. Sinangil, N. Verma, and A. P. Chandrakasan, A 45nm 0. 5V 8T column-interleaved SRAM with on-chip reference selection loop for sense-amplifier, in Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian, 2009, pp.225-228.

DOI: 10.1109/asscc.2009.5357219

[7] M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Ohbayashi, Y. Nakase, and H. Shinohara, A 45nm 0. 6V cross-point 8T SRAM with negative biased read/write assist, in VLSI Circuits, 2009 Symposium on, 2009, pp.158-159.

DOI: 10.1109/vlsic.2007.4342740

[8] K. Honda, K. Miyaji, S. Tanakamaru, S. Miyano, and K. Takeuchi, Elimination of half select disturb in 8T-SRAM by local injected electron asymmetric pass gate transistor, in Custom Integrated Circuits Conference (CICC), 2010 IEEE, 2010, pp.1-4.

DOI: 10.1109/cicc.2010.5617440

[9] H. Yamauchi, A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 18, pp.763-774, (2010).

DOI: 10.1109/tvlsi.2009.2016205

[10] R. V. Joshi, R. Kanj, and V. Ramadurai, A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 19, pp.869-882, (2011).

DOI: 10.1109/tvlsi.2010.2042086

[11] H. -I. Yang, Y. Shih-Chi, M. -C. Hsia, L. Yung-Wei, L. Yi-Wei, C. Chien-Hen, C. -S. Chang, L. Geng-Cing, Y. -N. Chen, C. Ching-Te, H. Wei, J. Shyh-Jye, L. Nan-Chun, H. -Y. Li, L. Kuen-Di, S. Wei-Chiang, Y. -P. Wu, W. -T. Lee, and C. -C. Hsu, A high-performance low V<inf>MIN</inf> 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control, in SOC Conference (SOCC), 2011 IEEE International, 2011, pp.197-200.

DOI: 10.1109/vlsi-dat.2012.6212589