Some Opportunities of Circuit Test Diagnosis

Nikolay Kinsht; Natalia Petrun’ko

doi:10.4028/www.scientific.net/AMM.373-375.927

Paper Titles

The Application of Proteus and Winrunner at the Embedded Software Testing
p.906

Research on Method for Monitoring the Pressure of Liquid Interface Based on Fuzzy Controller
p.911

Improved D/TA and Information Fusion Based on HMM Indoor Localization
p.916

Early Flame Detection by Using Dynamic Accumulated Model
p.922

Some Opportunities of Circuit Test Diagnosis
p.927

Agricultural Machinery Operation Posture Rapid Detection Intelligent Sensor Calibration Method Based on RBF Neural Network
p.932

Agricultural Machinery Operation Posture Rapid Detection Method Based on Intelligent Sensor
p.936

Weighted Measurement Fusion Kalman Filter for Multisensor Descriptor System
p.940

Multisensor Covariance Intersection Fusion Kalman Filters
p.946

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 373-375Some Opportunities of Circuit Test Diagnosis

Some Opportunities of Circuit Test Diagnosis

Abstract:

Some problems of test diagnosing of electric circuit on the basis of application of a matrix of nodal immitance are considered. Analytical solutions of a task when the part of required parameters is known are received. Examples are showed.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 373-375)

Pages:

927-931

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.373-375.927

Citation:

Cite this paper

Online since:

August 2013

Authors:

Nikolay Kinsht, Natalia Petrun’ko

Keywords:

Accessible Nodes, Circuit, Diagnostic Model, Multipole, Node Immitance Matrix, Testing, Unaccessible Nodes

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Bercowitz R.S. Conditions for network-element-value solvability. – IRE Trans. On Circuit Theory, 1962, vol. 9, March, pp.24-29.

DOI: 10.1109/tct.1962.1086882

Google Scholar

[2] Ahrikencheikh, Cherif, U.S. Patent 7, 103, 856 (2004) Determining points of maximum deflection of a printed circuit board under test.

Google Scholar

[3] Demirchjan K.S., Butyrin P.A., Modeling and Computer Calculation of the Circuits. High School Publishers, Moskow (1988). (in Russian).

Google Scholar

[4] Kinsht N.V., Gerasimova G.N., Katz M.A. Diagnostics of Electrical Circuits. Energoatomizdat Publishers, Moskow (1983) (in Russian).

Google Scholar

[5] Kinsht N.V., Petrun'ko N.N., Electrical Circuits and System Diagnostics, Dalnauka Publishers, Vladivostok, (2013) (in Russian).

Google Scholar