Paper Titles
A Frequent Item Sets Computing Algorithm Based on MapReduce
p.1701
A New Image Segmentation Method Based on FCM and Ant Colony Algorithm
p.1705
A Hybrid Genetic Algorithm for Solving a Type of Scheduling Problem
p.1710
CFD-Based Calculation of Regular Transverse Wave Force in the Maneuvering Mathematical Modeling Group (MMG) Model
p.1716
Dynamic-Performance-Improved Algorithm for 14 Bits 200MHz Current-Steering DAC
p.1721
Research on Propagation Numerical Simulation of Blast Shock Waves in Subway Station
p.1725
Model of a Traffic Circle
p.1729
Bubbling Sort Algorithm Application Based on C Programming Language
p.1734
An Improved Ant Colony Algorithm Applied in the TSP Problem
p.1738

Dynamic-Performance-Improved Algorithm for 14 Bits 200MHz Current-Steering DAC

Article Preview

Abstract:

Performance of high-speed and high-resolution current-steering DAC is hardly suffered from non-ideal factors such as current-steering source mismatches. This paper presents a dynamic performance improved algorithm for current sources selection of current-steering DAC, the most attractive features of the algorithm are random direction and random origination address during current sources selection. The simulation results show this algorithm enhances randomness during current sources selection and exhibits better dynamic performance than many other methods.

You might also be interested in these eBooks
Vehicle, Mechatronics and Information Technologies View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 380-384)

Pages:

1721-1724

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.380-384.1721

Citation:

Cite this paper

Online since:

August 2013

Authors:

Lan Dai, Guo Zhi Xu, Ke Qing Ning

Keywords:

Current-Steering, Digital-to-Analog Converter (DAC), Mismatch, Non-Ideal Factors

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

References

[1] Yonghua Cong and Randall L. Geiger, A 1. 5-V 14-Bit 100-MS/s Self-Calibrated DAC, IEEE J. Solid-State Circuits, vol. 38(2003), p.2051-(2060).

DOI: 10.1109/jssc.2003.819163

Google Scholar

[2] Qiu Dong, Fang Sheng, et al. A Current Steering Self-calibration 14-bit 100MSPs DAC, Journal of Semiconductors, Vol. 31(2010), pp.1-5.

Google Scholar

[3] DouglasA. Mercer, A Low-Spurious Low-Power 12-bit 160-MS/s DAC in 90-nm CMOS for Baseband Wireless Transmitter, J. Solid-State Circuits, vol. 42(2007), pp.1688-1698.

DOI: 10.1109/jssc.2006.891722

Google Scholar

[4] Ko-ChiKuo and Chi-Wei Wu , A Switching Sequence for Linear Gradient Error Compensation in the DAC Design,J. Solid-State Circuits II, vol. 58(2011), pp.502-506.

DOI: 10.1109/tcsii.2011.2158728

Google Scholar

[5] Wei-Te Lin and Tai-Haur Kuo, A Compact Dynamic-Performance-Improved Current-Steering DAC With Random Rotation-Based Binary-Weighted Selection, IEEE J. Solid-State Circuits, vol. 47(2012), pp.444-453.

DOI: 10.1109/jssc.2011.2168651

Google Scholar

[6] T. Chen and G. G. E. Gielen, The analysis and improvement of a current-steering DACs dynamic SFDR-I: The cell-dependent delay differences, IEEE Trans. Circuits Syst. I, vol. 53(2006), pp.3-15.

DOI: 10.1109/tcsi.2005.854409

Google Scholar