IP Core Design of 8253 Based on Quartus II

Abstract:

Provided by ALTERA FPGA/CPLD Quartus II development software development platform. programmable timer/counter 8253s functions and internal circuitry as the basis, combined with programmable gate array (FPGA) products FLEX10KE characteristics, using VHDL hardware description language and schematic Figure two ways 8253 for hierarchical, modular, parameterized logic design. The completed design will be configured to the chip of FLEX10KE,and Proved to be correct.

• Periodical: Applied Mechanics and Materials (Volumes 380-384)
• Pages: 2941-2944
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.380-384.2941
• Online since: August 2013
• Authors: Hai Yan Zhang
• Keywords: 8253, FLEX10KE, Quartus II, Schematic, VHDL

References

[1] Yan Yongzhi, Liu Wei, He Fang. The Design and Implementation of the 8253-based the FPGA programmable timer/counter, Electronic Design & Application World, Vol. 2 (2004), 26-28.

[2] Liu Changjie, Ye Shenghua, Yang Xueyou. The Study on the FPGA-based High-speed Vision Inspection System, Chinese Journal of Scientific Instrument, Vol. 3 (2001), 239-240.

[3] Pi Daijun, Zhang Haiyong, Ye Xianyang, Qin Shuijie. Design of High Speed Real-time Data Acquisition System Based on FPGA, Modern Electronics Technique, Vol. 6 (2009), 12-14.

[4] Li Hengcan, Yan Junhou. based programmable timer/counter in Production [J]. Modern Manufacturing Technology and Equipment, 2006 (03) : 57-58.

[5] Huang Chunping. FPGA-based 8-bit adder schematic and text design method [J]. Science and Technology Information, 2007 (31): 69.

[6] Pan Song, Huang Jiye. EDA Technical and practical tutorial, Beijing, Science and Technology Press, 2006: 383-385.

[7] Peter Wilson (England) with, Du Shenghai translated. FPGA design practice [M]. Beijing: People's Posts and Telecommunications Press, 2009. 7: 65-69.