[1]
Chi Baoyong, Yu Zhiping, Shi Bingxue. Analysis and Design of CMOS RF integrated circuits[M]. Beijing: Tsinghua University press, (2006).
Google Scholar
[2]
Won Hyo Lee, Jun Dong Cho and Sung Dae Lee. A High Speed and Low Power Phase-Frequency Detector and Charge – pump[C]. Design Automation Conference, 1999. Proceedings of the ASPDAC '99. Asia and South Pacific, pp.269-272 , vol. 1, 18-21 Jan (1999).
DOI: 10.1109/aspdac.1999.760011
Google Scholar
[3]
H.O. Johansson. A Simple Precharged CMOS phase Frequency Detector [J]. IEEE Journal of Solid State Circuits, Vol 33, No 2, pp.295-299, Feb (1998).
DOI: 10.1109/4.658634
Google Scholar
[4]
Robert C, Chang, Lung-Chih Kuo. A Differential-type CMOS phase frequency detector [J]. IEEE Journal of Solid State Circuits, pp.61-64, Aug, (2000).
Google Scholar
[5]
Yubtzuan Chen, Chih Ho Tu and Jein Wu. A CMOS Phase/Frequency Detector with a High-speed Low-power D-type Master-Slave flip-flop[C]. Proceedings of IEEE International Midwest Symposium on Circuits and Systems, pp. III-389-392, August, (2002).
DOI: 10.1109/mwscas.2002.1187055
Google Scholar
[6]
Roger Yubtzuan Chen and Hong-Yu Huang. A Fast-Acquisition CMOS Phase/Frequency Detector[C]. Proceedings of IEEE International Conference on Electro/Information Technology, pp.488-491, May, (2006).
DOI: 10.1109/eit.2006.252137
Google Scholar
[7]
Mozhgan Mansuri, Dean Liu, and Chih-Kong Ken Yang. Fast Frequency Acquisition Phase-Frequency Detectors for GSamples/s Phase-Locked Loops [J]. IEEE Journal of Solid State Circuits, VOL. 37, NO. 10, pp.1331-1334, OCTOBER (2002).
DOI: 10.1109/jssc.2002.803048
Google Scholar
[8]
Zhao Guangyong, Luo lan, Wu Jianhui. A Differential-type Phase Frequency Detector Based on SCL Structure[J]. Journal OF Guangxi Normal University (Natural Science Edition), VOL. 23, NO. 1, MARCH (2005).
Google Scholar
[9]
Magnusson H, Olsson H. Design of a high-speed low-voltage (1V) charge-pump for wideband phase-locked loops[C]. ICECS, pp.148-151, (2003).
DOI: 10.1109/icecs.2003.1301998
Google Scholar
[10]
Xue hong. Design of PFD and CP Circuits for CMOS PLL Applications in DVB-T Receiver [D]. [Master's Thesis], Nanjing: (Southeast University), (2008).
Google Scholar