Design and Implementation of Signal Generator Based on DDS

Abstract:

A signal generator with adjustable frequency, phase and duty cycle is designed in this paper. The design of this signal generator is based on the technology of direct digital synthesis (DDS).The classic structure of DDS is presented and its principles are introduced in detail. The key modules of the design such as phase accumulator and pulse width processing are implemented by verilog HDL language. With suitable FPGA, the designed signal generator and all modules of the design are simulated successfully in Quartus II.

• Periodical: Applied Mechanics and Materials (Volumes 380-384)
• Pages: 3643-3647
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.380-384.3643
• Online since: August 2013
• Authors: Hong He, Jin Zhou Zhang, Zhi Hong Zhang
• Keywords: Direct Digital Synthesis, Duty Cycle, Field-Programmable Gate Array (FPGA), Phase Accumulator, Verilog HDL

References

[1] Joseph Tierney, Charles M. Bader, and Bernard Gold, A Digital Frequency Synthesizer, IEEE Transaction on Audio and Electronics, Vol. 19, No. 1, 1971. 3.

[2] Analog Device. A Technical Tutorial on Digital Signal Synthesis.

[3] Y. Yu and X.L. Zheng, Design and Implementation of Direct Digital Frequency Synthesis Sine Wave Generator Based on FPGA, Journal of Electron Devices, Vol. 28, No. 1, 596-599, (2005).

[4] A. Grama and G. Muntean, Direct Digital Frequency Synthesis Implemented on A FPGA Chip, The 29th International Spring Seminar on Electronics Technology, Institute of Electrical and Electronics Engineers Computer Society, 92-97, (2006).

DOI: 10.1109/isse.2006.365365

[5] S.Y. Yan and J.Z. Li, Research on the DDS/CPLD Control to Generate Special Band Signal, BMEI 2008 (International Conference on BioMedical Engineering and Informatics, 2008), 681-684, (2008).

DOI: 10.1109/bmei.2008.152

[6] W. Li and J.B. Zhang, Research of Parameter Adjustable Harmonic Signal Generator Based on DDS, ISECS International Colloquium on Computing, Communication, Control, and Management, 88-91, (2008).

DOI: 10.1109/cccm.2008.11

[7] J. Bhaskef, A Verilog HDL Primer (Third Edition), BeiHang University Press, (2008).

[8] Song Pan, EDA Technique and Verilog HDL, Tsinghua University Press, (2010).

[9] Altera Corp, QuartusⅡIntroduction Using Verilog Design [EB/OL], hhttp: /www. altera. com.